WO2020240626A1 - Circuit à retard et déphaseur de type à commutation de ligne - Google Patents

Circuit à retard et déphaseur de type à commutation de ligne Download PDF

Info

Publication number
WO2020240626A1
WO2020240626A1 PCT/JP2019/020706 JP2019020706W WO2020240626A1 WO 2020240626 A1 WO2020240626 A1 WO 2020240626A1 JP 2019020706 W JP2019020706 W JP 2019020706W WO 2020240626 A1 WO2020240626 A1 WO 2020240626A1
Authority
WO
WIPO (PCT)
Prior art keywords
delay circuit
inductor
delay
capacitor
phase shifter
Prior art date
Application number
PCT/JP2019/020706
Other languages
English (en)
Japanese (ja)
Inventor
竜太 幸丸
政毅 半谷
新庄　真太郎
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to PCT/JP2019/020706 priority Critical patent/WO2020240626A1/fr
Priority to JP2021523153A priority patent/JP7034385B2/ja
Publication of WO2020240626A1 publication Critical patent/WO2020240626A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/18—Networks for phase shifting
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/30—Time-delay networks
    • H03H7/32—Time-delay networks with lumped inductance and capacitance

Definitions

  • the present invention relates to a delay circuit and a line switching type phase shifter.
  • a communication device such as a phased array wireless communication device or a radar device requires a phase shifter that changes the phase of a signal.
  • the phase shifter used in the communication device applied to the wide band system is required to have high phase shift accuracy in the wide band.
  • a delay circuit in a phase shifter a digital delay circuit composed of a field effect transistor or the like is widely used.
  • a phase shifter using a digital delay circuit for example, a digital delay circuit including an HPF (High Pass Filter) and a digital delay circuit including an LPF (Low Pass Filter) are switched by a switch, and the HPF and the LPF are switched.
  • a line switching type phase shifter that obtains the difference in passing phase as a phase shift amount is widely used. In the line switching type phase shifter, in order to improve the accuracy of the phase shift amount in a wide band, it is necessary to widen the wide band of the HPF and LPF in the delay circuit.
  • Non-Patent Document 1 a full-band pass filter having two capacitors and two inductors is used in the delay circuit to improve the accuracy of the phase shift amount in a wide band of the phase shifter.
  • a line switching type phase shifter is disclosed.
  • an ideal full-band passband filter operates uniformly over a wide band because it is perfectly matched at all frequencies, but the full-band passband filter is integrated in an integrated circuit such as an MMIC (Monolytic Microwave-Integrated Circuit).
  • the all-band pass filter causes inconsistency due to the influence of the parasitic component contained in each element constituting the all-band pass filter. Therefore, it is difficult to operate the all-band pass filter uniformly in a wide band.
  • the full band pass filter is generally a spiral inductor and a MIM (Metal-Insulator-MIM). It is constructed using capacity.
  • the spiral inductor and MIM capacitance contain parasitic components, they self-resonate at a specific frequency. Since the effective element value indicated by each element fluctuates greatly at a frequency near the self-resonant frequency, the operating band of the conventional delay circuit is limited by the self-resonant frequency of the element. Therefore, a good operating band in a conventional delay circuit is a frequency band that is sufficiently lower than the self-resonant frequency of each element.
  • the present invention is for solving the above-mentioned problems, and even when the entire band pass filter is composed of elements containing parasitic components, a delay circuit that can operate well in a wide band and a line using a delay circuit. It is an object of the present invention to provide a switchable phase shifter.
  • the delay circuit includes a first input / output terminal, a second input / output terminal, a first inductor having one end connected to the first input / output terminal, and one end connected to the second input / output terminal.
  • a second inductor whose end is connected to the other end of the first inductor, a first capacitor whose end is connected to the first input / output terminal, one end is connected to the other end of the first capacitor, and the other end is the second
  • a third inductor connected to the input / output terminals, a second capacitor whose one end is connected to the other end of the first inductor and the other end of the second inductor, one end connected to the other end of the second capacitor, and others.
  • a fourth inductor with grounded ends and a full band pass filter with.
  • the full band pass filter is composed of an element containing a parasitic component, it can operate well in a wide band.
  • FIG. 1 is a circuit diagram showing an example of the configuration of a main part of the delay circuit according to the first embodiment.
  • FIG. 2A is a circuit diagram showing an example of the configuration of a main part of a conventional APF disclosed in Non-Patent Document 1.
  • FIG. 2B shows the frequency of the signal input to the conventional APF shown in FIG. 2A, the reactance values of the first inductor and the second inductor of the APF, and the susceptance of the first capacitor and the second capacitor of the APF. It is a graph which shows an example of the relationship with a value.
  • FIG. 2C is a circuit diagram showing an example of the configuration of the main part of the APF according to the first embodiment.
  • FIG. 2D shows the frequency of the signal input to the APF shown in FIG.
  • FIG. 3 is a block diagram showing an example of the configuration of the main part of the delay circuit according to the second embodiment.
  • FIG. 4 is a block diagram showing an example of the configuration of the main part of the line switching type phase shifter according to the third embodiment.
  • FIG. 5A is a circuit diagram showing a configuration of a main part of APF in the first delay circuit included in the delay circuit set according to the third embodiment.
  • FIG. 5B is a circuit diagram showing a configuration of a main part of APF in the second delay circuit included in the delay circuit set according to the third embodiment.
  • FIG. 6 is a graph showing B i / X i of APF 10 in the first delay circuit and B i / X i of APF 10 in the second delay circuit.
  • FIG. 7 shows an example of the relationship between the frequency of the signal input to the line switching type phase shifter according to the third embodiment and the phase difference between the phase delay signal and the phase reference signal output by the line switching type phase shifter. It is a graph which shows.
  • FIG. 8 is a block diagram showing an example of the configuration of the main part of the line switching type phase shifter according to the fourth embodiment.
  • FIG. 9 is a circuit diagram showing an example of the configuration of the main part of the BRF according to the fourth embodiment.
  • FIG. 10A is a graph showing an example of the relationship between the frequency of the signal input to the BRF according to the fourth embodiment and the passing phase in the BRF.
  • FIG. 10B is a graph showing an example of the relationship between the frequency of the signal input to the BRF and the passing amplitude in the BRF.
  • FIG. 11 shows an example of the relationship between the frequency of the signal input to the line switching type phase shifter according to the fourth embodiment and the phase difference between the phase delay signal and the phase reference signal output by the line switching type phase shifter. It is a graph which shows.
  • FIG. 12A is an equivalent circuit in the inductor of the APF according to the first embodiment shown in FIG. 2C.
  • FIG. 12B is an equivalent circuit in the APF capacitor according to the first embodiment shown in FIG. 2C.
  • Embodiment 1 The delay circuit 1 according to the first embodiment will be described with reference to FIGS. 1, 2, and 12.
  • FIG. 1 is a circuit diagram showing an example of the configuration of a main part of the delay circuit 1 according to the first embodiment.
  • the delay circuit 1 includes a first input / output terminal 2, a second input / output terminal 3, a first inductor 4, a second inductor 5, a first capacitor 6, a third inductor 7, a second capacitor 8, and a fourth inductor 9. Be prepared.
  • the first input / output terminal 2 is a terminal for receiving a signal from the outside.
  • the second input / output terminal 3 is a terminal for outputting a signal to the outside.
  • the second input / output terminal 3 may be a terminal for receiving a signal from the outside, and the first input / output terminal 2 may be a terminal for outputting a signal to the outside.
  • One end of the first inductor 4 is connected to the first input / output terminal 2.
  • One end of the second inductor 5 is connected to the second input / output terminal 3, and the other end is connected to the other end of the first inductor 4.
  • One end of the first capacitor 6 is connected to the first input / output terminal 2.
  • One end of the third inductor 7 is connected to the other end of the first capacitor 6, and the other end is connected to the second input / output terminal 3.
  • One end of the second capacitor 8 is connected to the other end of the first inductor 4 and the other end of the second inductor 5.
  • One end of the fourth inductor 9 is connected to the other end of the second capacitor 8, and the other end is grounded.
  • a full-band pass filter (hereinafter referred to as "APF (All Pass Filter)" is provided by the first inductor 4, the second inductor 5, the first capacitor 6, the third inductor 7, the second capacitor 8, and the fourth inductor 9 connected as described above. ) 10 ”) is configured.
  • the delay circuit 1 includes an APF 10.
  • the delay circuit 1 delays the signal input to the delay circuit 1 by a predetermined delay amount by the APF 10, and outputs the delayed signal. With this configuration, the delay circuit 1 can operate well in a wide band even when the APF 10 is composed of an element containing a parasitic component.
  • the predetermined phase shift amount is determined by the element values of the first inductor 4, the second inductor 5, the first capacitor 6, and the second capacitor 8, respectively. Therefore, the predetermined phase shift amount can be arbitrarily set.
  • the third inductor 7 and the fourth inductor 9 are inductors for correcting the frequency characteristics of the APF 10.
  • the third inductor 7 and the fourth inductor 9 are for correcting the frequency characteristic of the susceptance value indicated by the first capacitor 6 and the frequency characteristic of the susceptance value indicated by the second capacitor 8.
  • the inductance value of the third inductor 7 and the inductance value of the fourth inductor 9 are the self-resonant frequency of the composite circuit by the first capacitor 6 and the third inductor 7, and the second capacitors 8 and 4.
  • the self-resonant frequency of the composite circuit by the inductor 9 is set to match the self-resonant frequency of the first inductor 4 and the self-resonant frequency of the second inductor 5. With this configuration, the delay circuit 1 can operate well in a wide band even when the APF 10 is composed of an element containing a parasitic component.
  • FIG. 2A is a circuit diagram showing an example of the configuration of a main part of a conventional APF disclosed in Non-Patent Document 1.
  • the conventional APF is the APF 10 according to the first embodiment excluding the third inductor 7 and the fourth inductor 9.
  • the elements of the conventional APF corresponding to the first inductor 4, the second inductor 5, the first capacitor 6, and the second capacitor 8 included in the APF 10 according to the first embodiment are referred to as the first APF element. It will be referred to as 1 inductor 4, 2nd inductor 5, 1st capacitor 6, and 2nd capacitor 8.
  • the reactance value X of the first inductor 4 and the second inductor 5, the susceptance value B1 of the first capacitor 6, and the susceptance value B2 of the second capacitor 8 are input to the APF. It changes depending on the frequency of the signal to be received.
  • FIG. 2B shows the frequency of the signal input to the conventional APF shown in FIG. 2A, the reactance values of the first inductor 4 and the second inductor 5 of the APF, and the first capacitors 6 and the second of the APF. It is a graph which shows an example of the relationship with the susceptance value of a capacitor 8.
  • the horizontal axis is the normalized frequency of the signal input to the conventional APF in which the frequency of the signal input to the conventional APF is normalized by a predetermined frequency.
  • the vertical axis shows the amount of change in the reactance values of the first inductor 4 and the second inductor 5 standardized by the reactance values of the first inductor 4 and the second inductor 5 in a low frequency signal that is less affected by parasitic components.
  • the vertical axis shows the amount of change in the susceptance value of the first capacitor 6 normalized by the susceptance value of the first capacitor 6 in a low frequency signal that is less affected by the parasitic component.
  • the vertical axis shows the amount of change in the susceptance value of the second capacitor 8 standardized by the susceptance value of the second capacitor 8 in the low frequency signal that is less affected by the parasitic component.
  • FIG. 2C is a circuit diagram showing an example of the configuration of the main part of the APF 10 according to the first embodiment.
  • the APF10 shown in FIG. 2C is similar to the APF10 shown in FIG.
  • the reactance values of the first inductor 4 and the second inductor 5 are X
  • the susceptance value of the combined circuit by the first capacitor 6 and the third inductor 7 is B1
  • the second capacitor 8 and the fourth inductor 9 are used.
  • the susceptance value of the synthesis circuit, B2 changes depending on the frequency of the signal input to the APF 10.
  • FIG. 2D shows the frequency of the signal input to the APF 10 shown in FIG. 2C, the reactance values of the first inductor 4 and the second inductor 5 of the APF 10, and the susceptance value of the combined circuit by the first capacitor 6 and the third inductor 7.
  • FIG. 2D is a graph showing an example of the relationship with the susceptance value of the combined circuit by the second capacitor 8 and the fourth inductor 9.
  • the horizontal axis is the normalized frequency of the signal input to the APF 10 in which the frequency of the signal input to the APF 10 is normalized by a predetermined frequency.
  • the vertical axis is the amount of change in the reactance values of the first inductor 4 and the second inductor 5 standardized by the reactance values of the first inductor 4 and the second inductor 5 in a low frequency signal that is less affected by parasitic components.
  • the vertical axis is the amount of change in the susceptance value of the composite circuit standardized by the susceptance value of the composite circuit by the first capacitor 6 and the third inductor 7 in the low frequency signal that is less affected by the parasitic component.
  • the vertical axis is the amount of change in the susceptance value of the composite circuit standardized by the susceptance value of the composite circuit by the second capacitor 8 and the fourth inductor 9 in the low frequency signal that is less affected by the parasitic component.
  • the reactance values of the first inductor 4 and the second inductor 5 and the susceptance values of the first capacitor 6 and the second capacitor 8 are input. It can be seen that the higher the frequency, the higher the frequency, and the more the input frequency approaches the self-resonant frequency, the more it diverges. Further, in the case of the conventional APF, it can be seen that the self-resonant frequency of each element is different, and the amount of change in the reactance value or the susceptance value of each element is different with respect to the frequency of the input signal.
  • the first inductor 7 and the fourth inductor 9 are added, and appropriate inductance values are set for the third inductor 7 and the fourth inductor 9.
  • the self-resonant frequency of the composite circuit by the capacitor 6 and the third inductor 7, the self-resonant frequency of the composite circuit by the second capacitor 8 and the fourth inductor 9, the self-resonant frequency of the first inductor 4, and the second inductor 5 It can be seen that the self-resonant frequencies of the above are substantially the same, and the amount of change in the reactivity value or the susceptance value of each element is the same with respect to the frequency of the input signal.
  • the matching conditions of APF are more stable in a wide band when the self-resonant frequencies of the elements are the same than when the self-resonant frequencies of the elements in the APF are different. Therefore, the delay circuit 1 including the APF 10 according to the embodiment can operate well in a wide band as compared with the conventional delay circuit including the APF.
  • FIG. 12A is an equivalent circuit in the inductor of APF 10 according to the first embodiment shown in FIG. 2C.
  • FIG. 12B is an equivalent circuit in the capacitor of APF10 according to the first embodiment shown in FIG. 2C.
  • the inductor 11 shows the total inductance in the APF 10, and the inductance value of the inductor 11 is assumed to be L. It is assumed that the capacitors 12, 13 and 14 indicate the parasitic capacitance of the inductor 11, the capacitance value of the capacitor 12 is Cp, and the capacitance value of the capacitors 13 and 14 is Cs.
  • the inductor 15 shows the total of the inductance of the third inductor 7 and the inductance of the fourth inductor 9 in the APF 10, and the inductance value of the inductor 15 is assumed to be La.
  • the inductor 16 represents the total number of inductors in the conventional APF excluding the third inductor 7 and the fourth inductor 9 from the APF 10, and the inductance value of the inductor 16 is assumed to be Ls.
  • the capacitor 17 represents the total number of capacitors in the APF 10, and the capacitance value of the capacitor 17 is assumed to be C.
  • La (C / ⁇ 0 ) 2- Ls, and the total value of the inductance of the third inductor 7 and the inductance of the fourth inductor 9 can be determined.
  • the delay circuit 1 includes a first input / output terminal 2, a second input / output terminal 3, a first inductor 4 having one end connected to the first input / output terminal 2, and one end having a second input / output.
  • a second inductor 5 connected to the terminal 3 and the other end connected to the other end of the first inductor 4, a first capacitor 6 having one end connected to the first input / output terminal 2, and a first capacitor 6 at one end.
  • a third inductor 7 connected to the other end of the capacitor and the other end connected to the second input / output terminal 3, and a second one end connected to the other end of the first inductor 4 and the other end of the second inductor 5.
  • a full-band pass filter having a capacitor 8 and a fourth inductor 9 having one end connected to the other end of the second capacitor 8 and the other end grounded was provided.
  • the delay circuit 1 can operate well in a wide band even when the APF 10 is composed of an element containing a parasitic component.
  • the inductance value of the third inductor 7 and the inductance value of the fourth inductor 9 are the self-resonant frequency of the composite circuit by the first capacitor 6 and the third inductor 7, and the second capacitor 8 and the second capacitor 8. 4
  • the self-resonant frequency of the composite circuit by the inductor 9 is set to match the self-resonant frequency of the first inductor 4 and the self-resonant frequency of the second inductor 5.
  • the matching conditions of APF are more stable in a wide band when the self-resonant frequencies of the elements are the same than when the self-resonant frequencies of the elements in the APF are different. Therefore, with such a configuration, the delay circuit 1 can operate well in a wide band even when the APF 10 is composed of an element containing a parasitic component.
  • Embodiment 2 a delay circuit having one or more delay circuits 1 according to the first embodiment (hereinafter referred to as a “multi-stage delay circuit”) will be described.
  • the configuration of the main part of the multi-stage delay circuit 100 according to the second embodiment will be described with reference to FIG.
  • FIG. 3 is a block diagram showing an example of the configuration of the main part of the multi-stage delay circuit 100 according to the second embodiment.
  • the multi-stage delay circuit 100 includes a first input / output terminal 101, a second input / output terminal 102, and N (N is a natural number of 1 or more) delay circuits 1-1, 1-2, ..., 1-N. To be equipped.
  • Each of the N delay circuits 1-1, 1-2, ..., 1-N is the delay circuit 1 according to the first embodiment.
  • the first input / output terminal 101 is a terminal for receiving a signal from the outside.
  • the second input / output terminal 102 is a terminal for outputting a signal to the outside.
  • the second input / output terminal 102 may be a terminal for receiving a signal from the outside, and the first input / output terminal 101 may be a terminal for outputting a signal to the outside.
  • the first input / output terminal 101 is connected to the delay circuit 1-1.
  • the second input / output terminal 102 is connected to the delay circuit 1-N.
  • the N delay circuits 1-1, 1-2, ..., 1-N are delay circuits 1 provided with the APF 10 according to the first embodiment, respectively. When N is 2 or more, N delay circuits 1-1, 1-2, ..., 1-N are connected in cascade.
  • N delay circuits 1-1, 1-2, ..., 1-N are the signals input to each delay circuit 1-1, 1-2, ..., 1-N, and each delay circuit.
  • the APF10 of 1-1, 1-2, ..., 1-N delays the delay by a predetermined amount, and the delayed signal is sent to each delay circuit 1-1, 1-2, ..., 1-. Output from N.
  • the delay amount in each of the delay circuits 1-1, 1-2, ..., 1-N can be arbitrarily set.
  • the multi-stage delay circuit 100 delays the signal input to the multi-stage delay circuit 100 by a predetermined delay amount by N delay circuits 1-1, 1-2, ..., 1-N, and after the delay.
  • the signal is output from the multi-stage delay circuit 100.
  • the delay amount in the multi-stage delay circuit 100 can be arbitrarily set by arbitrarily setting the delay amount in the N delay circuits 1-1, 1-2, ..., 1-N.
  • the multi-stage delay circuit 100 includes one or more delay circuits 1 according to the first embodiment. With this configuration, the multi-stage delay circuit 100 can operate well in a wide band even when the delay circuit 1 is composed of an element in which the APF 10 contains a parasitic component.
  • the multi-stage delay circuit 100 is configured so that when a plurality of delay circuits 1 are provided, the plurality of delay circuits 1 are connected in cascade. With this configuration, the multi-stage delay circuit 100 can operate well in a wide band even when the delay circuit 1 is composed of an element containing a parasitic component while setting the delay amount arbitrarily. it can.
  • Embodiment 3 The configuration of the main part of the line switching type phase shifter 200 according to the third embodiment will be described with reference to FIG.
  • the line switching type phase shifter 200 includes the delay circuit 1 according to the first embodiment.
  • FIG. 4 is a block diagram showing an example of the configuration of the main part of the line switching type phase shifter 200 according to the third embodiment.
  • the line switching type phase shifter 200 includes a first input / output terminal 201, a second input / output terminal 202, two switches 203, 204, and N delay circuit sets 210-1,210-2, ... , 210-N.
  • the N delay circuit sets 210-1,210-2, ..., 210-N have a first delay circuit 1a and a second delay circuit 1b, respectively.
  • the delay circuit set 210-i (i is a natural number of 1 or more and N or less) will be described as having the first delay circuit 1a-i and the second delay circuit 1bi.
  • the first input / output terminal 201, the second input / output terminal 202, the two switches 203, 204, and the N first delay circuits 1a-1, 1a-2, ... ⁇ , 1a-N, and N second delay circuits 1b-1, 1b-2, ..., 1b-N are provided. Further, in the line switching type phase shifter 200, the number of the first delay circuits 1a-1, 1a-2, ..., 1a-N and the second delay circuits 1b-1, 1b-2, ..., The number of 1b-N is the same.
  • the first input / output terminal 201 is a terminal for receiving a signal from the outside.
  • the second input / output terminal 202 is a terminal for outputting a signal to the outside.
  • the second input / output terminal 202 may be a terminal for receiving a signal from the outside, and the first input / output terminal 201 may be a terminal for outputting a signal to the outside.
  • the N first delay circuits 1a-1, 1a-2, ..., 1a-N are delay circuits 1 provided with the APF 10 according to the first embodiment, respectively.
  • the first delay circuits 1a-1, 1a-2, ..., 1a-N are connected in cascade.
  • a line including N first delay circuits 1a-1, 1a-2, ..., 1a-N is referred to as a first line.
  • the N first delay circuits 1a-1, 1a-2, ..., 1a-N are referred to as a multi-stage delay circuit (hereinafter referred to as "first multi-stage delay circuit 100-1") as described in the second embodiment. .)
  • first multi-stage delay circuit 100-1 hereinafter referred to as "first multi-stage delay circuit 100-1"
  • the first line is a line including the first multi-stage delay circuit 100-1.
  • the N second delay circuits 1b-1, 1b-2, ..., 1b-N are delay circuits 1 provided with the APF 10 according to the first embodiment, respectively.
  • the second delay circuits 1b-1, 1b-2, ..., 1b-N are connected in cascade.
  • the line including N second delay circuits 1b-1, 1b-2, ..., 1b-N is referred to as a second line.
  • the N second delay circuits 1b-1, 1b-2, ..., 1b-N are referred to as a multi-stage delay circuit (hereinafter referred to as "second multi-stage delay circuit 100-2") as described in the second embodiment. .)
  • the second line is a line including the second multi-stage delay circuit 100-2.
  • Each of the two switches 203 and 204 is composed of, for example, a SPDT (Single-Pole Double-Throw) switch, and is for switching between the first line and the second line in the line switching type phase shifter 200. ..
  • the switch 203 is connected to the first input / output terminal 201 and the first delay circuit 1a-1 and the second delay circuit 1b-1 included in the delay circuit set 210-1.
  • the switch 204 is connected to the second input / output terminal 202 and the first delay circuit 1a-N and the second delay circuit 1b-N included in the delay circuit set 210-N.
  • the two switches 203 and 204 are for switching between the first line including the first multi-stage delay circuit 100-1 and the second line including the second multi-stage delay circuit 100-2.
  • the line switching type phase shifter 200 has a first line including a first multi-stage delay circuit 100-1 that operates as a single-bit phase shifter and a first line that operates as a single-bit phase shifter by being configured as described above. It operates as a line switching type single-bit phase shifter that switches between the second line including the two-stage delay circuit 100-2.
  • the signal input to the first multi-stage delay circuit 100-1 is determined by N first delay circuits 1a-1, 1a-2, ..., 1a-N.
  • the delay is delayed by the amount of delay, and the delayed signal is output from the first multi-stage delay circuit 100-1.
  • the delay amount in the first multi-stage delay circuit 100-1 is arbitrarily set by arbitrarily setting the delay amount in N first delay circuits 1a-1, 1a-2, ..., 1a-N. be able to.
  • the first multi-stage delay circuit 100-1 delays the signal input to the first multi-stage delay circuit 100-1 by a predetermined delay amount, and outputs a phase reference signal which is a phase reference signal.
  • the first input / output terminal 201 and the first delay circuit 1a-1 are connected by the switch 203, and the second input / output terminal 202 and the first delay circuit 1a-N are connected by the switch 204. Is connected, a phase reference signal is output.
  • the second multi-stage delay circuit 100-2 uses N second delay circuits 1b-1, 1b-2, ..., 1b-N to determine the signals input to the second multi-stage delay circuit 100-2.
  • the delay is delayed by the amount of delay, and the delayed signal is output from the second multi-stage delay circuit 100-2.
  • the delay amount in the second multi-stage delay circuit 100-2 is arbitrarily set by arbitrarily setting the delay amount in N second delay circuits 1b-1, 1b-2, ..., 1b-N. be able to.
  • the delay amount of the second multi-stage delay circuit 100-2 differs by a predetermined amount with reference to the delay amount of the first multi-stage delay circuit 100-1.
  • the second multi-stage delay circuit 100-2 adds the signal input to the second multi-stage delay circuit 100-2 to the delay amount of the first multi-stage delay circuit 100-1 by the predetermined amount, or the first multi-stage delay circuit 100-2.
  • the delay amount obtained by subtracting the predetermined amount from the delay amount of the delay circuit 100-1 is delayed, and the phase delay signal, which is a signal delayed or advanced by the predetermined amount from the phase reference signal, is output. That is, in the line switching type phase shifter 200, the first input / output terminal 201 and the second delay circuit 1b-1 are connected by the switch 203, and the second input / output terminal 202 and the second delay circuit 1b-N are connected by the switch 204. Is connected, a phase delay signal is output.
  • the delay amount of the second delay circuit 1bi included in the delay circuit set 210-i is a predetermined amount based on the delay amount of the first delay circuit 1a-i included in the delay circuit set 210-i. different. That is, in the delay circuit set 210-i, the phase difference between the signal output by the first delay circuit 1a-i and the signal input to the second delay circuit 1bi is output by the first delay circuit 1a-i. The predetermined amount is added or subtracted from the phase difference between the signal to be output and the signal input to the second delay circuit 1bi.
  • the first input / output terminal 201 and the second delay circuit 1b-1 are connected by the switch 203, and the second input / output terminal 202 and the second delay circuit 1b-N are connected by the switch 204.
  • the phase delay signal delayed or advanced by the amount obtained by adding all the differences between the delay amounts of the N first delay circuits 1a-1, 1a-2, ..., 1a-N is output. ..
  • the line switching type phase shifter 200 has a stable delay or phase advance in a wide band.
  • the phase delay signal can be output.
  • FIG. 5A is a circuit diagram showing a configuration of a main part of the APF 10 in the first delay circuit 1a-i included in the delay circuit set 210-i according to the third embodiment.
  • FIG. 5B is a circuit diagram showing a configuration of a main part of the APF 10 in the second delay circuit 1bi included in the delay circuit set 210-i according to the third embodiment.
  • the second capacitor 8 capacitance value C i 'first capacitor 6 is / 2
  • the capacitance value 2C i' is, inductance value at L i ' there first inductor 4 and the second inductor 5
  • the inductance value is 'third inductor 7 is, as well, the inductance value L bi' L ai a fourth inductor 9 is.
  • Equation (1) and (3), or, the relation of formula (2) and (4), APF10 in the first delay circuit 1a-i, and the reactance of the APF10 in the second delay circuit 1b-i X i and the following equation (6) is expressed using the susceptance B i.
  • B i / X i of APF10 in the first delay circuit 1a-i (referred to as the "B 1i / X i”.), And, of APF10 in the second delay circuit 1b-i B i / X It is a graph which shows i (hereinafter, it is expressed as "B 2i / X i ").
  • the horizontal axis is a standardized frequency in which the frequency of the signal input to the line switching type phase shifter 200 is standardized by a predetermined frequency.
  • the vertical axis is the size of Bi / X i .
  • the solid line shows B 1i / X i of APF 10 in the first delay circuit 1a-i and B 2i / X i of APF 10 in the second delay circuit 1bi according to the third embodiment. is there.
  • the broken line indicates B 1i / X i of the APF in the first delay circuit 1a-i when the APF 10 in the first delay circuit 1a-i and the APF10 in the second delay circuit 1bi are replaced with the conventional APF, respectively.
  • B 2i / X i of APF 10 in the second delay circuit 1 bi are used.
  • phase characteristics of the line switching type phase shifter 200 according to the third embodiment will be described with reference to FIG. 7.
  • the line switching type phase shifter 200 includes three delay circuit sets 210-1,210-2,210-3, and the line switching is performed so that the phase delay signal is delayed by 180 degrees with respect to the phase reference signal. It shows the case where the type phase shifter 200 is designed.
  • FIG. 7 shows the relationship between the frequency of the signal input to the line switching type phase shifter 200 according to the third embodiment and the phase difference between the phase delay signal and the phase reference signal output by the line switching type phase shifter 200. It is a graph which shows an example.
  • the horizontal axis is a standardized frequency in which the frequency of the signal input to the line switching type phase shifter 200 is standardized by a predetermined frequency.
  • the vertical axis is the delay amount of the phase delay signal output by the line switching type phase shifter 200 with respect to the phase reference signal output by the line switching type phase shifter 200.
  • FIG. 7 shows the delay amount of the phase delay signal in the line switching type phase shifter 200, the delay amount of the phase delay signal in the line switching type phase shifter configured by the ideal APF, and the conventional APF.
  • the delay amount of the phase delay signal in the line switching type phase shifter configured by the ideal APF is shown by a dotted line.
  • the delay amount of the phase delay signal in the line switching type phase shifter configured by the APF of No. 1 is shown by a broken line.
  • the line switching type phase shifter 200 can obtain substantially the same phase characteristics over a wide band as compared with the line switching type phase shifter configured by the conventional APF.
  • the line switching type phase shifter 200 includes the first delay circuits 1a-1, 1a-2, ..., 1a-N, which are the delay circuits 1 according to the first embodiment, and the embodiments.
  • the line switching type phase shifter 200 can operate satisfactorily in a wide band even when the delay circuit 1 is composed of an element in which the APF 10 contains a parasitic component.
  • the line switching type phase shifter 200 in the above configuration, when the line switching type phase shifter 200 includes a plurality of delay circuit sets 210-1,210-2, ..., 210-N, each delay is provided.
  • the first delay circuits 1a-1, 1a-2, ..., 1a-N of the circuit sets 210-1,210-2, ..., 210-N are connected in cascade, and each delay circuit set 210-1 , 210-2, ...,
  • the second delay circuits 1b-1, 1b-2, ..., 1b-N of 210-N are configured to be connected in cascade.
  • the line switching type phase shifter 200 can operate well in a wide band even when the delay circuit 1 is composed of an element containing a parasitic component, and the phase shift amount can be freely designed. The degree can be improved.
  • the phase shift amount of the second delay circuit 1bi included in the delay circuit set 210-i is the first delay circuit included in the delay circuit set 210-i. Based on the phase shift amount of 1a-i, it was configured so as to differ by a predetermined amount. With this configuration, the line switching type phase shifter 200 can operate well in a wide band even when the delay circuit 1 is composed of an element containing a parasitic component, and the phase shift amount can be freely designed. The degree can be improved.
  • the line switching type phase shifter 200 is designed so that the phase shift amount is 180 degrees, but for example, it is designed so that the phase shift amount is 180 degrees.
  • a second line switching type shifter designed so that the phase shift amount of the first line switching type phase shifter 200 is 90 degrees, which is different from the phase shift amount of the first line switching type phase shifter 200.
  • Embodiment 4 The line switching type phase shifter 200a according to the fourth embodiment will be described with reference to FIGS. 8 to 11.
  • the line switching type phase shifter 200a according to the fourth embodiment adds a band blocking filter circuit 220 (hereinafter referred to as "BRF (Band Rejection Filter) 220") to the line switching type phase shifter 200 according to the third embodiment. It was done.
  • BRF Band Rejection Filter
  • An example of the configuration of the main part of the line switching type phase shifter 200a will be described with reference to FIG.
  • FIG. 8 is a block diagram showing an example of the configuration of the main part of the line switching type phase shifter 200a according to the fourth embodiment.
  • the line switching type phase shifter 200a includes a first input / output terminal 201, a second input / output terminal 202, two switches 203, 204, and N delay circuit sets 210-1,210-2, ..., 210. -N, and BRF20.
  • the BRF 20 is a band blocking filter that blocks a frequency band higher than the operating band of the line switching type phase shifter 200a.
  • the BRF20 is connected to the first delay circuit 1a-N and the switch 204 of the delay circuit set 210-N. That is, the first pathway includes the BRF20.
  • An example of the configuration of the main part of the BRF 220 will be described with reference to FIG.
  • FIG. 9 is a circuit diagram showing an example of the configuration of the main part of the BRF 220 according to the fourth embodiment. As shown in FIG. 9, the BRF 220 includes, for example, a third capacitor 221, a fourth capacitor 222, a fifth inductor 223, and a sixth inductor 224.
  • the parallel circuit by the third capacitor 221 and the fifth inductor 223 is connected in series with the first delay circuit 1a-N and the switch 204. Further, the series circuit of the fourth capacitor 222 and the sixth inductor 224 is shunt-connected.
  • FIG. 10A is a graph showing an example of the relationship between the frequency of the signal input to the BRF 220 and the passing phase in the BRF 220.
  • the horizontal axis is a normalized frequency obtained by standardizing the frequency of the signal input to the BRF 220 by a predetermined frequency.
  • the vertical axis is the magnitude of the passing phase in the BRF 220.
  • FIG. 10B is a graph showing an example of the relationship between the frequency of the signal input to the BRF 220 according to the fourth embodiment and the passing amplitude in the BRF 220.
  • the horizontal axis is a normalized frequency in which the frequency of the signal input to the BRF 220 is standardized by a predetermined frequency.
  • the vertical axis is the magnitude of the passing amplitude in the BRF 220.
  • the BRF220 outputs the signal input to the BRF220 with a phase delay in a region lower than the blocking band of the BRF220 without increasing the loss in the BRF220. That is, by setting the blocking band of the BRF 220 to a frequency band higher than the operating band of the line switching type phase shifter 200a, the BRF 220 can transfer the line switching type without increasing the loss in the line switching type phase shifter 200a. The amount of phase shift on the high frequency side in the operating band of the phase device 200a can be changed.
  • the line switching type phase shifter 200a includes three delay circuit sets 210-1,210-2,210-3, and the line is switched so that the phase delay signal is delayed by 180 degrees with respect to the phase reference signal. It shows the case where the type phase shifter 200a is designed.
  • FIG. 11 shows the relationship between the frequency of the signal input to the line switching type phase shifter 200a according to the fourth embodiment and the phase difference between the phase delay signal and the phase reference signal output by the line switching type phase shifter 200a. It is a graph which shows an example.
  • the horizontal axis is a normalized frequency obtained by standardizing the frequency of the signal input to the line switching type phase shifter 200a by a predetermined frequency.
  • the vertical axis is the delay amount of the phase delay signal output by the line switching type phase shifter 200a with respect to the phase reference signal output by the line switching type phase shifter 200a.
  • FIG. 11 shows a comparison between the delay amount of the phase delay signal in the line switching type phase shifter 200a and the delay amount of the phase delay signal in the line switching type phase shifter configured by the ideal APF.
  • the delay amount of the phase delay signal in the line switching type phase shifter configured by the ideal APF is shown by a dotted line.
  • the delay amount of the phase delay signal in the line switching type phase shifter 200a is an ideal APF as compared with the delay amount of the phase delay signal in the line switching type phase shifter 200 shown in FIG. 7.
  • the delay amount of the phase delay signal in the line switching type phase shifter configured by the above is approaching over a wide band.
  • the line switching type phase shifter 200a has a phase in the line switching type phase shifter 200a as compared with the line switching type phase shifter 200 without increasing the loss in the operating band of the line switching type phase shifter 200a.
  • the delay amount of the delay signal can be flattened over a wide band, and good phase characteristics can be obtained.
  • the line switching type phase shifter 200a includes, in addition to the configuration of the line switching type phase shifter 200, a BRF 220 that blocks a frequency band higher than the operating band of the line switching type phase shifter 200a.
  • One pathway was configured to include BRF220.
  • the line switching type phase shifter 200a can operate satisfactorily in a wide band even when the full band pass filter is composed of an element containing a parasitic component.
  • the BRF 220 includes a third capacitor 221, a fourth capacitor 222, a fifth inductor 223, and a sixth inductor 224, and is a parallel circuit of the third capacitor 221 and the fifth inductor 223.
  • the line switching type phase shifter 200a can operate satisfactorily in a wide band even when the full band pass filter is composed of an element containing a parasitic component.
  • the delay circuit or line switching type phase shifter according to the present invention can be applied to a communication device.

Landscapes

  • Networks Using Active Elements (AREA)

Abstract

La présente invention concerne un circuit à retard (1) qui est pourvu d'un filtre passe toutes bandes (10) comprenant : une première borne d'entrée/sortie (2) ; une seconde borne d'entrée/sortie (3) ; une première bobine d'induction (4) dont une extrémité est connectée à la première borne d'entrée/sortie (2) ; une seconde bobine d'induction (5) dont une extrémité est connectée à la seconde borne d'entrée/sortie (3) et dont l'autre extrémité est connectée à l'autre extrémité de la première bobine d'induction (4) ; un premier condensateur (6) dont une extrémité est connectée à la première borne d'entrée/sortie (2) ; une troisième bobine d'induction (7) dont une extrémité est connectée à l'autre extrémité du premier condensateur (6) et dont l'autre extrémité est connectée à la seconde borne d'entrée/sortie (3) ; un second condensateur (8) dont une extrémité est connectée à l'autre extrémité de la première bobine d'induction (4) et à l'autre extrémité de la seconde bobine d'induction (5) ; et une quatrième bobine d'induction (9) dont une extrémité est connectée à l'autre extrémité du second condensateur (8) et dont l'autre extrémité est mise à la terre.
PCT/JP2019/020706 2019-05-24 2019-05-24 Circuit à retard et déphaseur de type à commutation de ligne WO2020240626A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP2019/020706 WO2020240626A1 (fr) 2019-05-24 2019-05-24 Circuit à retard et déphaseur de type à commutation de ligne
JP2021523153A JP7034385B2 (ja) 2019-05-24 2019-05-24 遅延回路及び線路切換型移相器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2019/020706 WO2020240626A1 (fr) 2019-05-24 2019-05-24 Circuit à retard et déphaseur de type à commutation de ligne

Publications (1)

Publication Number Publication Date
WO2020240626A1 true WO2020240626A1 (fr) 2020-12-03

Family

ID=73553612

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2019/020706 WO2020240626A1 (fr) 2019-05-24 2019-05-24 Circuit à retard et déphaseur de type à commutation de ligne

Country Status (2)

Country Link
JP (1) JP7034385B2 (fr)
WO (1) WO2020240626A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476685B1 (en) * 2000-03-01 2002-11-05 William S. H. Cheung Network for providing group delay equalization for filter networks
US20030222691A1 (en) * 2001-12-14 2003-12-04 Philippe Dueme Broadband phase-shifter
WO2005093951A1 (fr) * 2004-03-26 2005-10-06 Mitsubishi Denki Kabushiki Kaisha Circuit de phase, commutateur haute fréquence et dispositif de phase

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476685B1 (en) * 2000-03-01 2002-11-05 William S. H. Cheung Network for providing group delay equalization for filter networks
US20030222691A1 (en) * 2001-12-14 2003-12-04 Philippe Dueme Broadband phase-shifter
WO2005093951A1 (fr) * 2004-03-26 2005-10-06 Mitsubishi Denki Kabushiki Kaisha Circuit de phase, commutateur haute fréquence et dispositif de phase

Also Published As

Publication number Publication date
JP7034385B2 (ja) 2022-03-11
JPWO2020240626A1 (ja) 2021-10-14

Similar Documents

Publication Publication Date Title
US9438288B2 (en) System providing reduced intermodulation distortion
US7714681B2 (en) Reconfigurable phase-shifter
US20080136560A1 (en) Multi bandpass single-input single-output radio frequency filters
US9654983B2 (en) Tunable filter employing feedforward cancellation
RU2453985C1 (ru) Высокоизбирательный полосовой перестраиваемый lc-фильтр
US10193527B2 (en) Branching filter
US20060268811A1 (en) Triplexer circuit
US20140347143A1 (en) Balancing Circuit
WO2013125360A1 (fr) Dispositif de filtre accordable
RU2459349C2 (ru) Полосовой перестраиваемый lc-фильтр
CN113889735A (zh) 威尔金森功率组合器、通信单元以及其方法
US9722574B2 (en) Acoustic wave device
US20130249644A1 (en) Phase shifter using bulk acoustic wave resonator
JP7034385B2 (ja) 遅延回路及び線路切換型移相器
CN105048984B (zh) 射频信号收发机芯片中的中频滤波器
US11689176B2 (en) Power divider comprising a plurality of (90/N)-degree phase shift circuit blocks formed by inductor and capacitor circuitry
US8542080B2 (en) All-pass network
US10027307B2 (en) Ultra broadband network of fixed or switched frequency selective filters
US9973166B2 (en) Phase shift circuit
US3449696A (en) Dual section all pass lattice filter wherein nonlinearities of two sections cancel
Garakoui et al. Time delay circuits: A quality criterion for delay variations versus frequency
US11575188B2 (en) Phase shifter
US8902021B2 (en) Radio frequency filter and radio frequency duplexer including bulk acoustic wave resonators in a ladder and a bridge
RU2469468C1 (ru) Полосовой lc-фильтр с режекцией сосредоточенных помех в рабочей полосе частот
US20230106157A1 (en) Phase shifter and phased array antenna device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19930246

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2021523153

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19930246

Country of ref document: EP

Kind code of ref document: A1