WO2020215589A1 - Circuit goa et panneau d'affichage - Google Patents

Circuit goa et panneau d'affichage Download PDF

Info

Publication number
WO2020215589A1
WO2020215589A1 PCT/CN2019/105233 CN2019105233W WO2020215589A1 WO 2020215589 A1 WO2020215589 A1 WO 2020215589A1 CN 2019105233 W CN2019105233 W CN 2019105233W WO 2020215589 A1 WO2020215589 A1 WO 2020215589A1
Authority
WO
WIPO (PCT)
Prior art keywords
fifty
signal
level
pull
circuit unit
Prior art date
Application number
PCT/CN2019/105233
Other languages
English (en)
Chinese (zh)
Inventor
奚苏萍
王添鸿
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Publication of WO2020215589A1 publication Critical patent/WO2020215589A1/fr

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3674Details of drivers for scan electrodes

Definitions

  • the present invention relates to the field of display technology, in particular to a GOA circuit and a display panel.
  • Liquid crystal display panels have become display panels for mobile communication devices, PCs, TVs, etc., due to their high display quality, low price, and easy portability.
  • the driving technology of liquid crystal display panels is gradually adopting GOA circuits.
  • GOA circuits can simplify the manufacturing process of flat panel display panels and eliminate the bonding process in the horizontal scan line direction, which can increase productivity, reduce product costs, and improve display panels.
  • the integrated level makes it more suitable for making narrow border or borderless display products to meet the visual pursuit of modern people.
  • the GOA circuit that is, the Gate Driver on Array technology, is to use the existing liquid crystal display panel Array process to fabricate the gate drive circuit on the base substrate to realize the drive mode of scanning line progressive scanning.
  • the GOA circuit includes multi-level interconnected GOA units. As shown in FIG. 1, the Nth-level GOA unit includes a pull-up control unit 110, a pull-up circuit unit 120, a bootstrap capacitor unit Cb (labeled 160 in FIG. 1), In the pull-down sustain circuit unit 150, the pull-down circuit unit 130, the signal transmission circuit unit 140, etc., N is an integer greater than or equal to 1.
  • GOA technology has been widely used in panel design, so it is particularly important to continuously optimize the GOA circuit to make the performance of the GOA circuit more stable.
  • the switch tube T53 also has a similar situation, as shown in Figure 2, this will affect the pull-down sustain signal Pn and the switch tube T43, and cause the pull-down sustain circuit unit to fail to work normally, so that the output waveform of the scan level signal Qn is It will decay severely, and then affect the waveform output of the current level of scanning signal Gn.
  • the purpose of the present invention is to provide a GOA circuit, which improves the design of the pull-down sustaining circuit unit, including the introduction of a new forward DC voltage signal, and the voltage ratio and setting of the switch tubes of the pull-down sustaining circuit unit. Effectively avoid the 51st and 53rd switching tubes in the pull-down sustaining circuit unit from being affected by large current stress, thereby reducing the offset of the threshold voltage, so that the pull-down sustaining circuit unit can be normal for a long time Work to ensure the normal output of the scan signal waveform.
  • the present invention provides a GOA circuit, wherein the GOA circuit includes a plurality of cascaded GOA units, and each level of GOA unit includes: a pull-down sustain circuit unit, the pull-down sustain circuit unit uses To maintain a low level of the scanning signal of the current stage; the pull-down sustain circuit unit includes: a fifty-first switch tube, a fifty-second switch tube, a fifty-third switch tube, and a fifty-fourth switch tube ; The drain of the fifty-first switch tube receives a first constant voltage high-level signal, the gate of the fifty-first switch tube receives a second constant voltage high-level signal, the fifty-first The source of a switching tube is electrically connected to the drain of the fifty-second switching tube and the gate of the fifty-third switching tube; the gate of the fifty-second switching tube receives a current scan Level signal, the source of the fifty-second switch tube receives a voltage source signal of a constant-voltage low-level source; the drain of the fifty-third switch
  • the gate of the fifty-fourth switch tube receives the scan level signal of the current stage, and the source of the fifty-fourth switch tube receives the voltage source signal of the constant voltage low-level source;
  • the pull-up control circuit unit is electrically connected to the pull-up circuit unit, and the output terminal of the pull-up control circuit unit Output a scan level signal of the current level to the pull-up circuit unit;
  • the pull-up circuit unit outputs a clock signal to the output end of the scan signal of the current level according to the control of the scan level signal of the current level;
  • the signal The transmission circuit unit is used to generate the n-th level transmission signal according to the clock signal and controlled by the scan level signal of the current level;
  • the pull-down circuit unit is used to generate a constant value according to the n+4th level scan signal
  • the first low level provided by the low voltage source is output to the output terminal
  • the present invention provides a GOA circuit.
  • the GOA circuit includes a plurality of cascaded GOA units, each level of GOA unit includes a pull-down sustain circuit unit; the pull-down sustain circuit unit uses To maintain a low level of the scanning signal of the current stage; the pull-down sustain circuit unit includes: a fifty-first switch tube, a fifty-second switch tube, a fifty-third switch tube, and a fifty-fourth switch tube ;
  • the drain of the fifty-first switch tube receives a first constant voltage high-level signal, the gate of the fifty-first switch tube receives a second constant voltage high-level signal, the fifty-first
  • the source of a switching tube is electrically connected to the drain of the fifty-second switching tube and the gate of the fifty-third switching tube; the gate of the fifty-second switching tube receives a current scan Level signal, the source of the fifty-second switch tube receives a voltage source signal of a constant-voltage low-level source; the drain of the fifty-third switch tube receives the
  • the GOA unit further includes: a pull-up control circuit unit, a pull-up circuit unit, a signal transmission circuit unit, and a pull-down circuit unit; the pull-up control circuit unit and the pull-up circuit unit
  • the pull-up circuit unit is electrically connected, and the output terminal of the pull-up control circuit unit outputs a current-level scan level signal to the pull-up circuit unit;
  • the pull-up circuit unit is controlled according to the current-level scan level signal , Output the clock signal to the output terminal of the scan signal of the current level;
  • the signal transmission circuit unit is used to generate the nth level transmission signal according to the clock signal and controlled by the scan level signal of the current level;
  • the pull-down circuit unit is used for outputting the first low level provided by a constant voltage low level source to the output terminal of the current level scan signal according to the n+4th level scan signal.
  • the pull-down circuit unit includes a forty-third switch tube, the drain of the forty-third switch tube is electrically connected to the pull-up control circuit unit of the GOA unit, and The gate of the forty-third switching tube is electrically connected to the first reference point, the drain of the fifty-fourth switching tube and the source of the fifty-third switching tube, respectively, and the forty-third switching tube is The source of receives the voltage source signal of the constant voltage low-level source.
  • the pull-up control circuit unit is configured to receive the n-4th stage scan signal and is controlled by the n-4th stage cascade signal to generate the current stage scan level signal.
  • the GOA unit further includes: a bootstrap capacitor, the bootstrap capacitor is electrically connected to the pull-up control circuit unit, and the bootstrap capacitor is used to generate the current level scan The high level of the level signal.
  • the first constant voltage high level signal and the second constant voltage high level signal are direct current signals.
  • the voltage value of the first constant voltage high level signal is less than a preset voltage, wherein the preset voltage is when the drain and gate of the fifty-first switch are electrically connected When the voltage is applied to the drain of the fifty-first switch.
  • the voltage value of the second constant voltage high level signal is smaller than the voltage value of the first constant voltage high level signal.
  • the voltage value of the gate terminal of the fifty-third switching tube changes with the channel width ratio of the fifty-first switching tube and the fifty-second switching tube And change.
  • a display panel including a plurality of rows of pixels; the display panel further includes the above-mentioned GOA circuit, and each row of the pixels is connected to a GOA unit of the GOA circuit, and the GOA Unit drive.
  • the advantage of the present invention is that the GOA circuit of the present invention improves the design of the pull-down sustaining circuit unit, including the introduction of a new forward DC voltage signal and the voltage ratio and setting of the switch tubes of the pull-down sustaining circuit unit, thereby being effective Ground avoids the 51st switch tube and the 53rd switch tube in the pull-down sustain circuit unit from being affected by larger current stress, thereby reducing the threshold voltage offset, so that the pull-down sustain circuit unit can be normal for a long time Work to ensure that the scan signal outputs a normal waveform.
  • Figure 1 is a schematic diagram of an existing GOA circuit.
  • FIG. 2 is a schematic diagram of the electrical curve of the switch tube in the pull-down sustain circuit unit in the GOA circuit shown in FIG. 1 subjected to current stress.
  • Fig. 3 is a schematic diagram of a GOA circuit in an embodiment of the invention.
  • FIG. 4 is a schematic diagram of a display panel in an embodiment of the invention.
  • the embodiment of the present invention provides a GOA circuit and a display panel. The detailed description will be given below.
  • FIG. 3 is a schematic diagram of a GOA circuit in an embodiment of the present invention.
  • the present invention provides a GOA circuit.
  • the GOA circuit includes a plurality of cascaded GOA units, and each level of GOA unit includes a pull-down sustain circuit unit 350.
  • the pull-down sustain circuit unit 350 is used to maintain a low level of the current level scanning signal Gn.
  • the pull-down sustain circuit unit 350 includes: a fifty-first switch tube T51, a fifty-second switch tube T52, a fifty-third switch tube T53, and a fifty-fourth switch tube T54;
  • the drain of the fifty-first switching tube T51 receives a first constant voltage high-level signal VGH1, the gate of the fifty-first switching tube T51 receives a second constant voltage high-level signal VGH2, and the fifth
  • the source of the eleventh switching tube T51 is electrically connected to the drain of the fifty-second switching tube T52 and the gate of the fifty-third switching tube T53;
  • the gate of the fifty-second switching tube T52 Receives a scan level signal Qn of the current level, the source of the fifty-second switch tube T52 receives a voltage source signal of a constant voltage low-level source VSS;
  • the drain of the fifty-third switch tube T53 receives The first constant voltage high-level signal VGH1, the gate of the fifty-third switch transistor T53 is electrically connected to the drain of the fifty-second
  • the GOA unit further includes: a pull-up control circuit unit 310, a pull-up circuit unit 320, a signal transmission circuit unit 340, and a pull-down circuit unit 330.
  • the pull-up control circuit unit 310 is electrically connected to the pull-up circuit unit 320, and an output terminal of the pull-up control circuit unit 310 outputs a current-level scan level signal Qn to the pull-up circuit unit 320.
  • the pull-up control circuit unit 310 is configured to receive the n-4th stage scan signal Gn-4, and is controlled by the n-4th stage cascade signal STn-4 to generate the current stage scan level signal Qn .
  • the pull-up circuit unit 320 outputs the clock signal CKn to the output terminal of the current level scan signal Gn according to the control of the current level scan level signal Qn.
  • the signal transmission circuit unit 340 is configured to generate the nth stage transmission signal STn according to the clock signal CKn and under the control of the current stage scan level signal Qn.
  • the pull-down circuit unit 330 is configured to output the first low level provided by a constant voltage low level source VSS to the output terminal of the current level scan signal Gn according to the n+4th level scan signal Gn+4.
  • the pull-down circuit unit 330 includes a forty-third switch tube T43, the drain of the forty-third switch tube T43 is electrically connected to the pull-up control circuit unit 310 of the GOA unit, and the fourth The gate of the thirteenth switch transistor T43 is electrically connected to the first reference point Pn, the drain of the fifty-fourth switch transistor T54, and the source of the fifty-third switch transistor T53.
  • the source of the switch tube T43 receives the voltage source signal of the constant voltage low-level source VSS.
  • the GOA unit further includes: a bootstrap capacitor Cb (referenced as 360 in FIG. 3), the bootstrap capacitor Cb is electrically connected to the pull-up control circuit unit 310, and the bootstrap capacitor Cb is used for The high level of the scan level signal Qn of the current stage is generated.
  • a bootstrap capacitor Cb referenced as 360 in FIG. 3
  • the bootstrap capacitor Cb is electrically connected to the pull-up control circuit unit 310, and the bootstrap capacitor Cb is used for The high level of the scan level signal Qn of the current stage is generated.
  • the fifty-first switch tube T51, the fifty-second switch tube T52, the fifty-third switch tube T53, the fifty-fourth switch tube T54, and the fourth switch tube Thirteen switch tubes T43 are all N-type switch tubes.
  • the pull-down sustain circuit unit 350 is improved as follows.
  • the voltage value of the first constant voltage high-level signal VGH1 is set to be less than a preset voltage VGH, where the preset voltage is when the drain and gate of the fifty-first switch transistor T51 are electrically connected When the voltage is applied to the drain of the fifty-first switching transistor T51.
  • the voltage value of the first constant voltage high level signal VGH1 is smaller than the voltage value VGH loaded on the drain and gate of the fifty-first switch tube T51 shown in FIG.
  • the voltage value of the clock signal received by the drain and gate terminals of the tube T51, the clock signal CKn is a high voltage signal).
  • the voltage value of the second constant voltage high-level signal VGH2 is set to be less than the preset voltage, that is, less than that received by the drain and gate terminals of the fifty-first switching transistor T51 shown in FIG. The voltage value of the clock signal CKn. Further, the second constant voltage high level signal VGH2 is less than the voltage value of the first constant voltage high level signal VGH1.
  • the voltage value of the first constant voltage high level signal VGH1 and the voltage value of the second constant voltage high level signal VGH2 are both much smaller than the preset voltage VGH, that is, much smaller than that of FIG. 1
  • the voltage value of the clock signal received by the drain and gate terminals of the fifty-first switch tube T51 is shown.
  • the voltage value of the second constant voltage high-level signal VGH2 is slightly smaller than the voltage value of the first constant voltage high-level signal VGH1.
  • the voltage value of the first constant voltage high-level signal VGH1 is 15V
  • the voltage value of the second constant voltage high-level signal VGH2 is 10V
  • the preset voltage VGH or the voltage value of the clock signal It is 28V.
  • first constant voltage high level signal VGH1 and the second constant voltage high level signal VGH2 are direct current signals.
  • the drain and gate of the fifty-first switch tube T51 receive the clock signal CKn.
  • the clock signal CKn is the high voltage signal VGH, for example, the high voltage signal VGH is 28V.
  • the Vds voltage of the fifty-first switching tube T51 is the difference between the drain terminal voltage and the source terminal voltage. When the Vds voltage is greater, the current stress is more serious, so the threshold of the fifty-first switching tube T51 The greater the voltage Vth, the greater the current at the gate terminal, which also causes the threshold voltage Vth to shift seriously.
  • the drain and gate terminals of the fifty-first switch tube T51 respectively receive the first constant voltage high level signal VGH1 and the second constant voltage high level signal VGH2.
  • the voltage value of the first constant voltage high level signal VGH1 and the voltage value of the second constant voltage high level signal VGH2 are both much smaller than the voltage value of the clock signal CKn. Therefore, by improving the pull-down sustaining circuit unit 350, not only the voltage value of the gate terminal of the fifty-first switching tube T51 can be reduced, but also the drain terminal voltage and the source terminal voltage of the fifty-first switching tube T51 can be reduced. In this way, the current stress of the fifty-first switch tube T51 can be reduced. When the fifty-first switching tube T51 works for a long time, the threshold voltage Vth of the fifty-first switching tube T51 will not deviate seriously.
  • the voltage value of the gate terminal of the fifty-third switch tube T53 is as the voltage value of the fifty-first switch tube T51 and the fifty-second switch tube T52
  • the channel width ratio changes. That is to say, the voltage value of the gate terminal of the fifty-third switch tube T53 changes as the voltage ratio of the fifty-first switch tube T51 and the fifty-second switch tube T52 changes.
  • the voltage value of the gate terminal of the fifty-third switch tube T53 also changes according to the change of the voltage value of the drain terminal of the fifty-first switch tube T51 (because the source of the fifty-second switch tube T52 The extreme voltage value is fixed).
  • the pull-down sustaining circuit unit 350 including the introduction of a new positive DC voltage signal and the voltage ratio and setting of the switch tubes of the pull-down sustaining circuit unit 350, it is possible to effectively avoid the pull-down sustaining circuit unit 350.
  • the fifty-first switching tube T51 and the fifty-third switching tube T53 of the P2P are affected by larger current stress, thereby reducing the offset of their threshold voltage, so that the pull-down maintenance circuit unit 350 can work normally for a long time to ensure The scan signal outputs a normal waveform.
  • the present invention provides a display panel 400 that includes multiple rows of pixels (not shown); the display panel 400 further includes the GOA circuit 300 described above, and each row of the pixels is connected to A GOA unit (not shown in the figure) of the GOA circuit 300 is connected and driven by the GOA unit.
  • the subject of this application can be manufactured and used in industry and has industrial applicability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

L'invention concerne un circuit GOA et un panneau d'affichage. Au moyen de la conception améliorée d'une unité de circuit de maintien d'excursion basse (350), le circuit GOA permet d'éviter efficacement qu'un 51e transistor de commutation (T51) et un 53e transistor de commutation (T53) dans l'unité de circuit de maintien d'excursion basse (350) ne soient affectés par une forte contrainte de courant, ce qui réduit le décalage de tension de seuil associé afin que l'unité de circuit de maintien d'excursion basse (350) puisse fonctionner normalement pendant une longue période, et garantit que le signal de balayage génère une forme d'onde normale.
PCT/CN2019/105233 2019-04-23 2019-09-10 Circuit goa et panneau d'affichage WO2020215589A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910327960.1 2019-04-23
CN201910327960.1A CN110085184B (zh) 2019-04-23 2019-04-23 Goa电路及显示面板

Publications (1)

Publication Number Publication Date
WO2020215589A1 true WO2020215589A1 (fr) 2020-10-29

Family

ID=67416174

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/105233 WO2020215589A1 (fr) 2019-04-23 2019-09-10 Circuit goa et panneau d'affichage

Country Status (2)

Country Link
CN (1) CN110085184B (fr)
WO (1) WO2020215589A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110085184B (zh) * 2019-04-23 2020-06-16 深圳市华星光电半导体显示技术有限公司 Goa电路及显示面板
CN111812901B (zh) * 2020-07-08 2023-03-31 深圳市华星光电半导体显示技术有限公司 阵列基板及显示面板

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106205528A (zh) * 2016-07-19 2016-12-07 深圳市华星光电技术有限公司 一种goa电路及液晶显示面板
WO2018223519A1 (fr) * 2017-06-07 2018-12-13 深圳市华星光电技术有限公司 Circuit d'attaque goa et écran à cristaux liquides
CN110085184A (zh) * 2019-04-23 2019-08-02 深圳市华星光电半导体显示技术有限公司 Goa电路及显示面板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103745700B (zh) * 2013-12-27 2015-10-07 深圳市华星光电技术有限公司 自修复型栅极驱动电路
CN106057157B (zh) * 2016-08-01 2018-10-16 深圳市华星光电技术有限公司 Goa电路及液晶显示面板
CN107331366A (zh) * 2017-08-29 2017-11-07 深圳市华星光电半导体显示技术有限公司 一种goa电路及显示装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106205528A (zh) * 2016-07-19 2016-12-07 深圳市华星光电技术有限公司 一种goa电路及液晶显示面板
WO2018223519A1 (fr) * 2017-06-07 2018-12-13 深圳市华星光电技术有限公司 Circuit d'attaque goa et écran à cristaux liquides
CN110085184A (zh) * 2019-04-23 2019-08-02 深圳市华星光电半导体显示技术有限公司 Goa电路及显示面板

Also Published As

Publication number Publication date
CN110085184B (zh) 2020-06-16
CN110085184A (zh) 2019-08-02

Similar Documents

Publication Publication Date Title
US10854166B2 (en) Multiplexer and method for driving the same
US9633620B2 (en) GOA circuit and liquid crystal display device
US10650904B2 (en) Shift register unit and driving method thereof, gate driving apparatus and display apparatus
USRE49782E1 (en) Shift register and driving method thereof gate driving circuit and display apparatus
US10043477B2 (en) GOA circuit
US10204583B2 (en) Gate driver on array driving circuit and LCD device
US10008166B2 (en) Gate driver on array circuit
US9818362B2 (en) Charging scan and charge sharing scan double output GOA circuit
US10204586B2 (en) Gate driver on array (GOA) circuits and liquid crystal displays (LCDs)
US9570028B2 (en) PMOS gate driving circuit
US10896654B2 (en) GOA circuit and liquid crystal display device
US10665194B1 (en) Liquid crystal display device and driving method thereof
US10699659B2 (en) Gate driver on array circuit and liquid crystal display with the same
US20160358571A1 (en) Shift register unit, gate driving circuit and display device
US11881188B2 (en) Array substrate including stages of gate array units having different sized output transistors, and display panel
TW201539407A (zh) 顯示面板與閘極驅動器
US20190073978A1 (en) Goa circuit for preventing clock signals from missing
WO2020215589A1 (fr) Circuit goa et panneau d'affichage
WO2020215553A1 (fr) Circuit goa et panneau d'affichage
WO2021103164A1 (fr) Circuit goa et panneau d'affichage à cristaux liquides
US11694587B2 (en) Demultiplexer gate driver circuit and display panel
CN108665837B (zh) 扫描驱动电路及其驱动方法和平板显示装置
US11355044B2 (en) GOA circuit and display panel
EP3719788A1 (fr) Panneau d'affichage à cristaux liquides et son module eoa
US10460687B2 (en) Display panel and gate driving circuit thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19926474

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19926474

Country of ref document: EP

Kind code of ref document: A1