WO2020156006A1 - 驱动方法、驱动电路和显示装置 - Google Patents

驱动方法、驱动电路和显示装置 Download PDF

Info

Publication number
WO2020156006A1
WO2020156006A1 PCT/CN2019/130286 CN2019130286W WO2020156006A1 WO 2020156006 A1 WO2020156006 A1 WO 2020156006A1 CN 2019130286 W CN2019130286 W CN 2019130286W WO 2020156006 A1 WO2020156006 A1 WO 2020156006A1
Authority
WO
WIPO (PCT)
Prior art keywords
frame
data
transition
circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2019/130286
Other languages
English (en)
French (fr)
Inventor
纪飞林
陈伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to US17/296,556 priority Critical patent/US11295656B2/en
Publication of WO2020156006A1 publication Critical patent/WO2020156006A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/393Arrangements for updating the contents of the bit-mapped memory
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/08Details of timing specific for flat panels, other than clock recovery
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0247Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0435Change or adaptation of the frame rate of the video stream

Definitions

  • This application relates to the field of display technology, and in particular to a driving method, a driving circuit, and a display device.
  • PAL Phase Alteration Line
  • NTSC National Television Standards Committee
  • SECAM Sequentiel Couleur A Memoire
  • the data signal of PAL system such as the TV signal format is 25 frames per second, after the system chip (System on a Chip, SOC) decodes and multiplies the frequency, it is output to the display panel as a data frame of 50 frames per second, which is 50 Hz (Hz) refresh rate; in the NTSC system, the TV signal contains 30 frames per second, which is processed by SOC and output to the display panel as a data frame of 60 frames per second.
  • the image is imaged at a refresh rate of 60 Hz reduction.
  • the refresh frequency of the SOC output is different, it means that the refresh frequency received by the display panel has a large change, and the screen flicker is prone to appear at this time.
  • the purpose of this application is to provide a driving method, a driving circuit and a display device.
  • This application discloses a driving method, including the steps:
  • the refresh frequency of the first data frame and the refresh frequency of the second data frame are different, and the refresh frequency of the transition frame is between the refresh frequency of the first data frame and the refresh frequency of the second data frame Between frequencies.
  • the present application also discloses a driving circuit for a display panel.
  • the driving circuit includes a receiving circuit for receiving a data signal, a data frame generating circuit for receiving the data signal and converting to generate a corresponding data frame, and generating a transition frame according to the received data signal.
  • a transition frame generation circuit, and a system conversion detection circuit detects the data signal received by the receiving circuit, controls the data frame generation circuit to generate a data frame, and controls the transition frame generation circuit to generate a transition frame;
  • the system conversion detection circuit detects that the received data signal is a data signal of the first standard, controlling the first data frame generated by the data frame generating circuit and corresponding to the data signal of the first standard to drive the display panel;
  • the standard conversion detection circuit detects that the received data signal is switched from the data signal of the first standard to the data signal of the second standard, it controls the transition frame generating circuit to generate a transition frame to drive the display panel; then continue to use the data frame
  • the second data frame corresponding to the data signal of the second standard generated by the generating circuit drives the display panel;
  • the refresh frequency of the first data frame and the refresh frequency of the second data frame are different, and the refresh frequency of the transition frame is between the refresh frequency of the first data frame and the refresh frequency of the second data frame Between frequencies.
  • the application also discloses a display device, which includes a display panel and the above-mentioned driving circuit.
  • this application calculates and generates at least one transition frame according to the received data signals of two different standards when switching between different standards.
  • the refresh frequency is between the refresh frequencies of two different data frames.
  • the refresh frequency of the first data frame corresponding to the data signal of the first system can be switched to the refresh frequency of the transition frame first, and then the refresh frequency of the transition frame.
  • the refresh frequency of the second data frame corresponding to the data signal of the second standard so that the difference in refresh frequency between two adjacent frames is reduced, and the screen will not flicker due to the excessive difference in refresh frequency, and the display of the display panel The effect will get better.
  • FIG. 1 is a flowchart of a driving method of an embodiment of the present application
  • FIG. 2 is a schematic diagram of the structure of a display device and a driving circuit of an embodiment of the present application
  • FIG. 3 is a schematic diagram of a specific implementation of a data signal system switching according to an embodiment of the present application.
  • Fig. 4 is a flow chart of generating a transition frame according to an embodiment of the present application.
  • FIG. 5 is a schematic diagram of an enable signal according to an embodiment of the present application.
  • FIG. 6 is a schematic structural diagram of a display device and a driving circuit according to another embodiment of the present application.
  • first and second are only used for descriptive purposes, and cannot be understood as indicating relative importance or implicitly indicating the number of indicated technical features. Therefore, unless otherwise specified, the features defined with “first” and “second” may explicitly or implicitly include one or more of these features; “plurality” means two or more.
  • the term “comprising” and any variations thereof means non-exclusive inclusion, and one or more other features, integers, steps, operations, units, components, and/or combinations thereof may be present or added.
  • connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
  • connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
  • an embodiment of the present application discloses a driving method, including the steps:
  • S1 receiving a data signal of the first standard, generating a first data frame, and driving the display panel at the refresh frequency of the first data frame;
  • S2 Receive the data signal of the second standard, calculate and generate at least one transition frame according to the data signal of the first standard and the data signal of the second standard, and perform the display panel on the refresh frequency corresponding to the transition frame drive;
  • the refresh frequency of the first data frame and the refresh frequency of the second data frame are different, and the refresh frequency of the transition frame is between the refresh frequency of the first data frame and the refresh frequency of the second data frame Between frequencies.
  • the display device 100 includes a display panel 110 and a driving circuit 120.
  • the driving circuit 120 drives the display panel 110, and the driving circuit 120 includes:
  • the receiving circuit 121 receives a data signal and converts it to generate a data frame generating circuit 122 corresponding to the data frame, a transition frame generating circuit 123 that generates a transition frame according to the received data signal, and a format conversion detection circuit 124;
  • the transition frame generating circuit 123 directly Connected to the receiving circuit 121, the data frame generating circuit 122 is directly connected to the receiving circuit 121, the standard conversion detection circuit detects the data signal received by the receiving circuit, and selectively controls the data frame generating circuit 122 to generate
  • the data frame or the transition frame generating circuit 123 is controlled to generate the transition frame to drive the display panel.
  • the standard conversion detection circuit detects that the received data signal is a data signal of the first standard, controlling the first data frame generated by the data frame generating circuit and corresponding to the data signal of the first standard to drive the display panel;
  • the system conversion detection circuit detects that the received data signal is switched from the data signal of the first system to the data signal of the second system, it controls to start the transition frame generating circuit, generates the transition frame, and drives the display panel; then continues to control the use of data
  • the second data frame corresponding to the data signal of the second standard generated by the frame generating circuit drives the display panel.
  • the driving circuit 120 also includes a system chip 125 and a timing control circuit 126.
  • the receiving circuit 121, the data frame generation circuit, the transition frame generation circuit, and the standard conversion detection circuit are all integrated in the system chip.
  • the data frame generated by the data frame generating circuit and the transition frame generated by the transition frame generating circuit are sent to the timing control circuit to drive the display panel.
  • the standard of the TV signal is still taken as an example, such as the PAL system and the NTSC system.
  • the refresh frequency of the data frame driving the display panel generated by the data frame generating circuit of the display panel is The difference is that if there is a big difference between the refresh rate of the data frames generated by the two formats, when the format is switched, the difference between the two adjacent frames is too large, which will cause the screen to flicker and give people a sense of feeling The impact is greater, affecting the display effect and bringing a bad experience to people.
  • the refresh frequency of the first data frame corresponding to the data signal of the first standard can be switched to the refresh frequency of the transition frame first, and then The refresh frequency of the transition frame is switched to the refresh frequency of the first data frame corresponding to the data signal of the second standard, so that the difference in refresh frequency between two adjacent frames is reduced, and the picture will not be caused by the excessive difference in refresh frequency. Flashing, the display effect of the display panel will become better.
  • some display panel drive circuits are also provided with a frequency lock circuit for protection.
  • the frequency lock circuit may trigger frequency lock Function, it is considered that the input data signal is abnormal, and the input of the data signal will be interrupted to protect the display panel. Therefore, for a frequency-locked display panel, when the format of the input data signal is converted, the generated transition frame is inserted, and the frequency difference between two adjacent frames is reduced, even if the frequency difference between the two formats is too large. , It may not cause false triggering of the frequency-locking circuit and avoid affecting the normal display of the display panel.
  • the first standard can be PAL or NTSC or other standards
  • the second standard can be PAL or NTSC or other standards.
  • the described data frame generation circuit decodes and multiplies the data signal received by the receiving circuit to generate a data frame.
  • the data frame uses different formats for input to display panels of different resolutions. For high definition (HD) and full High definition (Full High Definition, FHD), the data frame adopts LVDS (Low-Voltage Differential Signaling, low-voltage differential signal) signal format to input to the display panel, Ultra High-Definition (UHD) and above resolution, data
  • the frame is input to the display panel using a two-way television (video by one, VBO) signal format.
  • the frame number of the generated transition frame can be optionally set to be 2 to 5 frames, and the refresh frequency of each transition frame can be calculated according to the number of frames set in the transition frame; Wherein, in the last frame of the first data frame, the transition frame, and the first frame of the second data frame, the frequency difference between any two adjacent frames is equal.
  • the difference between the frequencies of adjacent transition frames may be a certain value, in the last frame of the first data frame, the transition frame, and the first frame of the second data frame ,
  • the frequency of any two adjacent frames increases or decreases in sequence with the fixed value. If the frequency of the first system is greater than the frequency of the second system, when the first system is switched to the second system, the transition frame frequency increases sequentially.
  • the second standard is switched to the first standard, and the transition frames are successively decreased.
  • the difference page between the frequencies of adjacent transition frames may be a variable value, and the difference value may be successively larger or smaller.
  • the number of transition frames may be 2, 3, 4, or 5 frames.
  • the selection of the number of transition frames mainly refers to the refresh frequency of the first data frame corresponding to the data signal of the first standard and the second standard.
  • the data signal corresponds to the difference of the refresh frequency of the first data frame.
  • the difference of the refresh frequency of the data frame of the PAL system and the NTSC system For 10 Hz, the number of transition frames can be selected from 2 to 5 frames. The number of transition frames is used to select the refresh frequency difference between two adjacent transition frames.
  • the refresh frequency of the transition frame and the refresh frequency of the first data frame corresponding to the data signal of the first standard or the refresh frequency of the second data frame corresponding to the data signal of the second standard may still be quite different ,
  • the display panel may still show a slight flicker, and if it exceeds 5 frames, although the refresh frequency between each frame becomes smaller, the longer switching time may also affect the display effect.
  • the refresh frequency of the data frame is calculated based on the difference to obtain the specific number of frames.
  • the difference between the refresh frequencies of any two adjacent frames is a certain value, which can be Select settings from 1 Hz to 4 Hz to generate the refresh rate of each transition frame.
  • the number of transition frames is also different.
  • our fixed value can also be 4 Hz or more.
  • the refresh rate of PAL system drive display panel is 60Hz, and the refresh rate of NTSC system drive display panel is 50Hz.
  • the recommended fixed value is 2 Hz (Hz)
  • each frame The refresh frequency of the transition frame is increased or decreased by 2 Hz.
  • the frequency difference of the transition frame is generally set at 2 Hz.
  • the switching is completed in 5 frames, and the frequency of each frame is 50 Hz, 52 Hz, 54 Hz, 56 Hz , 58Hz, 60Hz
  • the switching is completed in 5 frames, and the frequency of each frame is 60Hz, 58Hz, 56Hz, 54Hz, 52Hz, 50Hz.
  • the frequency difference during switching is small, and the signal can be output smoothly. Will not affect the display screen.
  • the first data frame includes parameter information such as a first total number of horizontal lines (Vtotal1), a first total number of vertical lines (Htotal1), and a first signal transmission frequency (DCLK1)
  • the second data frame includes second Parameter information such as the total number of horizontal lines (Vtotal2), the total number of second vertical lines (Htotal2), and the second signal transmission frequency (DCLK2).
  • the transition frame includes the total number of third horizontal lines (Vtotal3) and the total number of third vertical lines (Htotal2).
  • the third signal transmission frequency (DCLK3) and other parameter information is included in the third signal transmission frequency (DCLK3) and other parameter information.
  • the total number of the first horizontal lines, the total number of the second horizontal lines, and the total number of the third horizontal lines are equal, and the total number of the first vertical lines, the second vertical lines and the third vertical lines are equal ,
  • the first signal transmission frequency, the second signal transmission frequency, and the third signal transmission frequency are not equal, and the third signal transmission frequency is between the first signal transmission frequency and the second signal transmission frequency
  • the third signal transmission frequency is less than the first signal transmission frequency and greater than the second signal transmission frequency
  • the third signal transmission frequency of the transition frame is not equal to the first signal transmission frequency and the second signal transmission frequency.
  • the total number of the first horizontal line, the total number of the second horizontal line, and the The total number of the third horizontal lines may also be unequal, and even the total number of the first vertical lines, the total number of the second vertical lines, and the total number of the third vertical lines may be unequal, and multiple parameters may be changed at the same time.
  • the effect of controlling the refresh frequency of the transition frame to be between the refresh frequency of the first data frame and the refresh frequency of the second data frame is achieved.
  • the step S2 includes the following steps:
  • S21 Calculate the refresh frequency corresponding to the at least one transition frame according to the refresh frequency of the first data frame and the refresh frequency of the second data frame;
  • S23 Generate a transition frame according to the signal transmission frequency corresponding to the transition frame to drive the display panel.
  • the signal transmission frequency corresponding to the transition frame is calculated by the following formula:
  • F is the refresh frequency of the current frame
  • DCLK is the signal transmission frequency of the current frame
  • the signal transmission frequency determines the signal transmission speed
  • Vtotal is the total number of horizontal lines in the current frame
  • Htotal is the total number of vertical lines in the current frame
  • the first data The total number of horizontal lines of the last frame of the frame, the transition frame, and the first frame of the second data frame are equal
  • the total number of horizontal lines of the last frame of the first data frame, the transition frame, and the second data frame The total number of vertical lines in the first frame is equal.
  • UHD resolution (3840*2160), that is, 4K resolution: equivalent to 4 times the data volume of FHD resolution.
  • 8K resolution (7680*4320): equivalent to 4 times the data volume of UHD resolution. Only the HD and FHD resolution transmission methods are listed here.
  • the frequency of DLCK can be changed in 5 times.
  • the frequency of each frame is 50Hz ⁇ 52Hz ⁇ 54Hz ⁇ 56Hz ⁇ 58Hz ⁇ 60Hz, so that the refresh frequency can be switched from 50Hz to 60Hz.
  • the total number of horizontal lines in the last frame of the first data frame, the transition frame, and the first frame of the second data frame is always 806, and the last frame of the first data frame, the The total number of vertical lines of the transition frame and the first frame of the second data frame is always 1560.
  • the total number of horizontal lines in the last frame of the first data frame, the transition frame, and the first frame of the second data frame is always 1125, and the first data frame
  • the total number of vertical lines of the last frame of the frame, the transition frame, and the first frame of the second data frame is always 1100.
  • Frame 1 (the last frame of PAL format):
  • Frame 2 (the first frame of the transition frame):
  • Frame 3 (the second frame of the transition frame):
  • Frame 4 (the third frame of the transition frame):
  • Frame 5 (the fourth frame of the transition frame):
  • Frame 6 (the last frame of the NSTC system):
  • a corresponding transition frame including an enable signal (DE) and a picture data signal (Data) is also generated.
  • TH1 is the time of one horizontal line
  • the corresponding picture data signal is valid
  • DE is low level
  • the corresponding picture data signal is invalid.
  • the signal transmission frequency of the enable signal (DE) and the picture data signal (data) is the same.
  • DCLK signal transmission frequency
  • the data of 1 pixel (pixel) of a frame of picture will be transmitted, when the transition frame
  • the refresh frequency is changed, the period of DE and Data will also be prolonged, the time corresponding to each frame will be prolonged, and the cycle time of the picture data signal transmitted to the display panel will be prolonged.
  • the above embodiment shows the driving steps for switching from PAL system to NTSC system. If the NTSC system switches to the PAL system, the above steps are reversed.
  • the transition frame generating circuit 123 can be directly connected to the receiving circuit 121 to obtain the data signal.
  • a driving circuit applying the above driving method is provided.
  • the transition frame generating The circuit 123 may also be connected to the receiving circuit 121 through the data frame generating circuit 122, receiving the signal of the data frame generated by the data frame generating circuit 122 to generate a transition frame, and the format conversion detecting circuit 124 detects the receiving circuit 121, directly control the data frame generating circuit 122 to drive the display panel, or output the data frame signal generated by the data frame generating circuit 122 to the transition frame generating circuit 123 to generate a transition frame for the display panel Drive.
  • the data frame generation circuit 122 When the format conversion detection circuit 124 detects that the received data signal is a data signal of the first format, the data frame generation circuit 122 is controlled to drive the display panel with the first data frame; when the format conversion detection circuit 124 When detecting that the received data signal is switched from the data signal of the first standard to the data signal of the second standard, the transition frame generating circuit 123 is controlled to start, and the transition frame generating circuit 123 receives the data of the data frame generated by the data frame generating circuit 122 The second signal generates a transition frame to drive the display panel, and then continues to control the use of the data frame generating circuit 122 and the second data frame to drive the display panel.
  • the technical solution of the present application can be widely used in various display panels, such as twisted nematic (TN) display panels, in-plane switching (IPS) display panels, and vertical alignment (Vertical Alignment, VA) display panels.
  • Display panels Multi-Domain Vertical Alignment (MVA) display panels, of course, can also be other types of display panels, such as Organic Light-Emitting Diode (OLED) display panels, either Apply the above scheme.
  • TN twisted nematic
  • IPS in-plane switching
  • VA Vertical Alignment
  • Display panels Multi-Domain Vertical Alignment (MVA) display panels, of course, can also be other types of display panels, such as Organic Light-Emitting Diode (OLED) display panels, either Apply the above scheme.
  • OLED Organic Light-Emitting Diode

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

本申请公开了一种驱动方法、驱动电路和显示装置,驱动方法包括步骤:接收第一制式的数据信号,生成第一数据帧,以第一数据帧的刷新频率对显示面板进行驱动;接收第二制式的数据信号,根据第一制式的数据信号和第二制式的数据信号,计算生成至少一帧过渡帧,以过渡帧对应的刷新频率对显示面板进行驱动;过渡帧的刷新频率介于第一数据帧的刷新频率和第二数据帧的刷新频率之间。

Description

驱动方法、驱动电路和显示装置
本申请要求于2019年1月29日提交中国专利局,申请号为CN201910086725.X,申请名称为“一种驱动方法、驱动电路和显示装置”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。
技术领域
本申请涉及显示技术领域,尤其涉及一种驱动方法、驱动电路和显示装置。
背景技术
这里的陈述仅提供与本申请有关的背景信息,而不必然地构成现有技术。
全球范围内的电视制式主要有逐行倒相制(Phase Alteration Line,PAL)、国家电视标准委员会制(National Television Standards Committee,NTSC)和塞康制(Sequentiel Couleur A Memoire,SECAM)这三大类,其中常用的为PAL制式和NTSC制式。PAL制式的数据信号,如电视信号格式是每秒25帧画面,经系统芯片(System on a Chip,SOC)解码倍频处理后输出给显示面板为每秒50帧的数据帧画面,是50赫兹(Hz)的刷新频率;在NTSC制式中,电视信号则包含了每秒30帧的画面,经SOC处理后输出给显示面板为每秒60帧的数据帧画面,是以60Hz的刷新频率进行图像还原。
当PAL制切换到NTSC制时,或者NTSC制切换到PAL制,由于SOC输出的刷新频率相差较大,也就意味着显示面板接收到的刷新频率有较大变动,此时容易出现画面闪烁。
发明内容
本申请的目的是提供一种驱动方法、驱动电路和显示装置。
本申请公开了一种驱动方法,包括步骤:
接收第一制式的数据信号,生成第一数据帧,以所述第一数据帧的刷新频率对显示面板进行驱动;
接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动;
继续接收第二制式的数据信号,生成第二数据帧,以所述第二数据帧的刷新频率对显示面板进行驱动;
其中,所述第一数据帧的刷新频率和所述第二数据帧的刷新频率不同,所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间。
本申请还公开了一种显示面板的驱动电路,所述驱动电路包括:接收数据信号的接收电路,接收数据信号并转换生成对应数据帧的数据帧生成电路,根据接收的数据信号生成过渡帧的过渡帧生成电路,以及制式转换检测电路;所述制式转换检测电路检测所述接收电路接收的数据信号,控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧;所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时,控制所述数据帧生成电路生成的与所述第一制式的数据信号对应的第一数据帧对显示面板进行驱动;所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时,控制所述过渡帧生成电路生成过渡帧驱动显示面板;之后继续使用所述数据帧生成电路生成的与所述第二制式的数据信号对应第二数据帧对显示面板进行驱动;
其中,所述第一数据帧的刷新频率和所述第二数据帧的刷新频率不同,所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间。
本申请还公开了一种显示装置,包括显示面板以及如上所述的驱动电路。
相对于不同制式的数据信号之间直接切换的方案来说,本申请在不同制式切换的时候,根据接收到的两个不同制式的数据信号,计算生成至少一帧过渡帧,生成的过渡帧的刷新频率介于两个不同制式的数据帧的刷新频率之间,第一制式的数据信号对应的第一数据帧的刷新频率可以先切换到过渡帧的刷新频率,再由过渡帧的刷新频率切换到第二制式的数据信号对应的第二数据帧的刷新频率,如此相邻的两帧之间的刷新频率的差值减少,画面不会因为刷新频率差值过大而闪烁,显示面板的显示效果会变得更好。
附图说明
图所包括的附图用来提供对本申请实施例的进一步的理解,其构成了说明书的一部分,用于例示本申请的实施方式,并与文字描述一起来阐释本申请的原理。显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。在附图中:
图1是本申请的一实施例的驱动方法的流程图;
图2是本申请的一实施例的显示装置及驱动电路的结构示意图;
图3是本申请的一实施例的一种数据信号制式切换时的具体实现的示意图;
图4是本申请的一实施例的一种生成过渡帧的流程图;
图5是本申请的一实施例的使能信号的示意图;
图6是本申请的另一实施例的显示装置及驱动电路的结构示意图。
具体实施方式
下需要理解的是,这里所使用的术语、公开的具体结构和功能细节,仅仅是为了描述具体实施例,是代表性的,但是本申请可以通过许多替换形式来具体实现,不应被解释成仅受限于这里所阐述的实施例。
在本申请的描述中,术语“第一”、“第二”仅用于描述目的,而不能理解为指示相对重要性,或者隐含指明所指示的技术特征的数量。由此,除非另有说明,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征;“多个”的含义是两个或两个以上。术语“包括”及其任何变形,意为不排他的包含,可能存在或添加一个或更多其他特征、整数、步骤、操作、单元、组件和/或其组合。
另外,“中心”、“横向”、“上”、“下”、“左”、“右”、“竖直”、“水平”、“顶”、“底”、“内”、“外”等指示的方位或位置关系的术语,是基于附图所示的方位或相对位置关系描述的,仅是为了便于描述本申请的简化描述,而不是指示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本申请的限制。
此外,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”应做广义理解,例如可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,或是两个元件内部的连通。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本申请中的具体含义。
下面参考附图和可选的实施例对本申请作详细说明。
如图1所示,本申请实施例公开了一种驱动方法,包括步骤:
S1:接收第一制式的数据信号,生成第一数据帧,以所述第一数据帧的刷新频率对显示面板进行驱动;
S2:接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动;
S3:继续接收第二制式的数据信号,生成第二数据帧,以所述第二数据帧的刷新频率对显示面板进行驱动。
其中,所述第一数据帧的刷新频率和所述第二数据帧的刷新频率不同,所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间。
图2示出了对应的显示装置和驱动电路的结构,显示装置100包括显示面板110以及驱动电路120,所述驱动电路120驱动所述显示面板110,所述驱动电路120包括:接收数据信号的接收电路121,接收数据信号并转换生成对应数据帧的数据帧生成电路122,根据接收的数据信号生成过渡帧的过渡帧生成电路123,以及制式转换检测电路124;所述过渡帧生成电路123直接与接收电路121连接,所述数据帧生成电路122直接与所述接收电路121连接,所述制式转换检测电路检测所述接收电路接收的数据信号,选择性的控制所述数据帧 生成电路122生成数据帧或控制所述过渡帧生成电路123生成过渡帧对显示面板进行驱动。
当所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时,控制所述数据帧生成电路生成的与第一制式的数据信号对应的第一数据帧对显示面板进行驱动;当所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时,控制启动过渡帧生成电路,生成过渡帧,驱动显示面板;之后继续控制使用数据帧生成电路生成的与第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
所述驱动电路120还包括有系统芯片125和时序控制电路126,所述接收电路121、所述数据帧生成电路、所述过渡帧生成电路和所述制式转换检测电路均集成在所述系统芯片上,所述数据帧生成电路生成的数据帧以及过渡帧生成电路生成的过渡帧发送给所述时序控制电路,驱动所述显示面板。
在数据信号从第一制式到第二制式进行切换时,仍以电视信号的制式为例,例如PAL制和NTSC制,显示面板的数据帧生成电路生成的驱动显示面板的数据帧的刷新频率是不一样的,如果两个制式生成的数据帧的刷新频率之间的差异较大,在制式切换的时候,相邻的两帧之间的变化差异太大,会造成画面闪烁,给人的感官影响较大,影响显示效果,给人带来不好的体验。为了避免制式切换时两个刷新频率值相差太大,在两个制式的数据信号切换时,根据接收到的两个制式的数据信号,计算生成至少一帧过渡帧,使得渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间,第一制式的数据信号对应的第一数据帧的刷新频率可以先切换到过渡帧的刷新频率,再由过渡帧的刷新频率切换到第二制式的数据信号对应的第一数据帧的刷新频率,如此相邻的两帧之间的刷新频率的差值减少,画面不会因为刷新频率差值过大而闪烁,显示面板的显示效果会变得更好。
另外,有一些显示面板的驱动电路内还设置有保护用的锁频电路,当所述数据信号的信号频率波动较大,即大于预设阈值时,所述锁频电路可能就会触发锁频功能,认为输入的数据信号异常,会中断数据信号的输入以对显示面板进行保护。因此,对于有锁频的显示面板,输入的数据信号的制式进行转换时,插入生成的过渡帧,相邻的两帧之间的频率的差值减少,即使两种制式对应的频率差异太大,也可能不会导致锁频电路的误触发,避免影响显示面板正常显示。
当然,所述的第一制式可以是PAL制或NTSC制或其他制式,第二制式可以是PAL制或NTSC制或其他制式。所述的数据帧生成电路将接受电路接收的数据信号进行解码和倍频以生成数据帧,数据帧对不同的解析度的显示面板采用不同格式进行输入,对于高清(High Definition,HD)和全高清(Full High Definition,FHD),数据帧采用LVDS(Low-Voltage Differential Signaling,低电压差分信号)信号格式输入到入到显示面板,超高清(Ultra High-Definition,UHD)及以上解析度,数据帧使用双向电视(video by one,VBO)信号格式 输入到显示面板。
具体的,在所述步骤S2中,所述生成的过渡帧的帧数可选的设置为2帧至5帧,根据过渡帧设置的帧数,可以计算得到每一帧过渡帧的刷新频率;其中,在所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中,任意相邻的两帧之间的频率的差值相等。
需要说明的是,相邻的过渡帧的频率之间的差值可以为一定值,在所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中,任意相邻的两帧的频率以所述定值依次递增或递减,若第一制式的频率大于第二制式的频率时,当第一制式切换到第二制式,过渡帧频率依次递增,当第二制式切换到第一制式,过渡帧依次递减。相邻的过渡帧的频率之间的差值页可以为一变值,所述差值依次变大或变小也是可以的。
所述过渡帧的帧数可以为2帧、3帧、4帧或者5帧,过渡帧的数量的选择主要参考第一制式的数据信号对应的第一数据帧的刷新频率和第二制式之间的数据信号对应的第一数据帧的刷新频率的差值来设定,如图3所示,仍以PAL制和NTSC制为例来说,PAL制和NTSC制的数据帧的刷新频率差值为10赫兹,过渡帧的数量就可以选择在2帧至5帧中的4帧的数量,根据过渡帧的数量来选择相邻的两个过渡帧之间的刷新频率的差值,如果过渡帧的帧数小于2帧,那么过渡帧的刷新频率与第一制式的数据信号对应的第一数据帧的刷新频率或者第二制式的数据信号对应的第二数据帧的刷新频率可能还是相差较大,显示面板可能还是会出现轻微的闪烁现象,而如果超过5帧,虽然说每一帧之间的刷新频率变小了,但是切换时间较长可能也会影响显示效果。
当然,也可以先预设好相邻的两帧过渡帧之间的刷新频率的差值,参考第一制式的数据信号对应的第一数据帧的刷新频率与第二制式的数据信号对应的第二数据帧的刷新频率,根据差值计算得到具体的帧数。比如,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中,任意相邻的两帧的刷新频率的差值为一定值,此定值可在1赫兹至4赫兹中选择设置,生成各过渡帧的刷新频率。对于不同的差值,过渡帧的帧数也是不同的。当然如果能够显示面板适应频率相差较大的刷新频率的切换,那么我们定值也可以是4赫兹以上。
以PAL制和NTSC制之间的切换为例,PAL制驱动显示面板的刷新频率为60Hz,NTSC制驱动显示面板的刷新频率为50Hz,建议定值取值为2赫兹(Hz),每一帧过渡帧的刷新频率以2赫兹进行递增或者递减,过渡帧的频率差一般设置在2Hz,当NTSC制切换到PAL制时,分5帧完成切换,每帧的频率为50Hz、52Hz、54Hz、56Hz、58Hz、60Hz,当PAL制切换到NTSC制时,分5帧完成切换,每帧的频率为60Hz、58Hz、56Hz、54Hz、52Hz、50Hz,切换时频率相差较小,信号可以平稳的输出,不会影响显示画面。
具体的,所述第一数据帧包括第一水平行总数(Vtotal1)、第一垂直行总数(Htotal1) 和第一信号传输频率(DCLK1)等的参数信息,所述第二数据帧包括第二水平行总数(Vtotal2)、第二垂直行总数(Htotal2)和第二信号传输频率(DCLK2)等的参数信息,所述过渡帧包括第三水平行总数(Vtotal3)、第三垂直行总数(Htotal2)和第三信号传输频率(DCLK3)等的参数信息。所述第一水平行总数、所述第二水平行总数和所述第三水平行总数相等,同时所述第一垂直行总数、所述第二垂直行总数和所述第三垂直行总数相等,而所述第一信号传输频率、所述第二信号传输频率和第三信号传输频率不相等,且所述第三信号传输频率介于所述第一信号传输频率和所述第二信号传输频率之间,比如,对于刷新频率从50Hz到60Hz,第三信号传输频率小于第一信号传输频率,大于第二信号传输频率,那么我们可以通过第三信号传输频率计算得到过渡帧的刷新频率。如此我们可以通过只改变信号传输频率一个参数来得到每一帧过渡帧最佳的数据信号以驱动显示面板。只改变一个参数相对同时改变多个参数来说更加容易进行计算控制,减少计算资源的浪费。
当然,所述过渡帧的第三信号传输频率与所述第一信号传输频率、所述第二信号传输频率不相等,同时,所述第一水平行总数、所述第二水平行总数和所述第三水平行总数也可以不相等,甚至所述第一垂直行总数、所述第二垂直行总数和所述第三垂直行总数也可以是不相等的,多个参数同时改变,也可以达到控制所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间的效果。
具体的,如图4所示,所述的步骤S2包括以下步骤:
S21:根据所述第一数据帧的刷新频率和所述第二数据帧的刷新频率计算得到所述至少一帧过渡帧对应的刷新频率;
S22:根据当前过渡帧的刷新频率计算得到所述过渡帧对应的信号传输频率;
S23:根据所述过渡帧对应的信号传输频率生成过渡帧以驱动显示面板。
其中,所述的步骤S22中,通过以下公式计算得到过渡帧对应的信号传输频率:
F=DCLK/(Vtotal*Htotal);
其中,F为当前帧的刷新频率,DCLK为当前帧的信号传输频率,信号传输频率决定信号传输速度,Vtotal为当前帧的水平行总数,Htotal为当前帧的垂直行总数,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的水平行总数相等,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的垂直行总数相等。
下面具体的以PAL制切换到NTSC制,高清和全高清解析度为例进行计算,在PAL制下:
HD解析度(1366*768)时:Vactive=768,Vblank=38,则Vtotal=806;Hactive=1366,Hblank=194,则Htotal=Vactive+Vtotal=1560。
FHD解析度(1920*1080)时:Vactive=1080,Vblank=45,则Vtotal=Vactive+Vtotal=1125; Hactive=960,Hblank=140,则Htotal=1100。
UHD解析度(3840*2160),即4K解析度:相当于4倍FHD解析度的数据量。
8K解析度(7680*4320):相当于4倍UHD解析度的数据量。在此只列举出HD及FHD解析度的传输方式。
具体的,可分5次改变DLCK的频率,每帧的频率为50Hz→52Hz→54Hz→56Hz→58Hz→60Hz,实现刷新频率从50Hz切换到60Hz,在切换过程中,对于高清解析度的显示面板来说,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的水平行总数始终为806,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的垂直行总数始终为1560。对于全高清解析度的显示面板来说,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的水平行总数始终为1125,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的垂直行总数始终为1100。计算步骤S22中的各过渡帧的信号传输频率值的过程如下:
第1帧(PAL制式的最后一帧):
HD解析度:DCLK=50*1560*806=62.868MHz;
FHD解析度:DCLK=50*1100*1125=61.875MHz;
第2帧(过渡帧的第一帧):
HD解析度:DCLK=52*1560*806=65.38272MHz;
FHD解析度:DCLK=52*1100*1125=64.35MHz;
第3帧(过渡帧的第二帧):
HD解析度:DCLK=54*1560*806=67.89744MHz;
FHD解析度:DCLK=54*1100*1125=66.825MHz;
第4帧(过渡帧的第三帧):
HD解析度:DCLK=56*1560*806=70.41216MHz;
FHD解析度:DCLK=56*1100*1125=69.3MHz;
第5帧(过渡帧的第四帧):
HD解析度:DCLK=58*1560*806=72.92688MHz;
FHD解析度:DCLK=58*1100*1125=71.775MHz;
第6帧(NSTC制式的最后一帧):
HD解析度:DCLK=60*1560*806=75.4416MHz;
FHD解析度:DCLK=60*1100*1125=74.25MHz。
在S22步骤中还生成对应的包括有使能信号(DE)和画面数据信号(Data)的过渡帧。如图5所示,其中TH1为水平一行的时间,当DE为高电平1时,对应的画面数据信号有效, 当DE为低电平0时,对应的画面数据信号无效。使能信号(DE)和画面数据信号(data)的信号传输频率是一致的,在一个信号传输频率(DCLK)周期内,会传输1帧画面的1个像素(pixel)的数据,当过渡帧的刷新频率发生改变时,如此DE和Data的周期也会延长,对应每一帧的时间也延长了,传输给显示面板的画面数据信号的周期时间也会延长。
上述实施例示出了是PAL制到NTSC制切换的驱动步骤,若NTSC制切换PAL制,则上述步骤相反。
过渡帧生成电路123可以直接连接到接收电路121获得数据信号,当然,作为本申请的另一实施例,提供了一种应用上述驱动方法的驱动电路,如图6所示,所述过渡帧生成电路123也可以通过所述数据帧生成电路122与所述接收电路121连接,接收所述数据帧生成电路122生成的数据帧的信号生成过渡帧,所述制式转换检测电路124检测所述接收电路121接收的数据信号,直接控制所述数据帧生成电路122对显示面板进行驱动,或通过所述数据帧生成电路122生成数据帧的信号输出给所述过渡帧生成电路123生成过渡帧对显示面板进行驱动。
当所述制式转换检测电路124检测到接收的数据信号为第一制式的数据信号时,控制所述数据帧生成电路122生成的与第一数据帧对显示面板进行驱动;当制式转换检测电路124检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时,控制启动过渡帧生成电路123,所述过渡帧生成电路123接收数据帧生成电路122生成的数据帧的数据信号二生成过渡帧,驱动显示面板,之后继续控制使用数据帧生成电路122生成的与第二数据帧对显示面板进行驱动。
需要说明的是,在不相互冲突的前提下,本申请的技术方案可以进行结合应用。本方案中涉及到的各步骤的限定,在不影响具体方案实施的前提下,并不认定为对步骤先后顺序做出限定,写在前面的步骤可以是在先执行的,也可以是在后执行的,甚至也可以是同时执行的,只要能实施本方案,都应当视为属于本申请的保护范围。
本申请的技术方案可以广泛用于各种显示面板,如扭曲向列型(Twisted Nematic,TN)显示面板、平面转换型(In-Plane Switching,IPS)显示面板、垂直配向型(Vertical Alignment,VA)显示面板、多象限垂直配向型(Multi-Domain Vertical Alignment,MVA)显示面板,当然,也可以是其他类型的显示面板,如有机发光二极管(Organic Light-Emitting Diode,OLED)显示面板,均可适用上述方案。
以上内容是结合具体的可选实施方式对本申请所作的进一步详细说明,不能认定本申请的具体实施只局限于这些说明。对于本申请所属技术领域的普通技术人员来说,在不脱离本申请构思的前提下,还可以做出若干简单推演或替换,都应当视为属于本申请的保护范围。

Claims (20)

  1. 一种驱动方法,其特征在于,包括步骤:
    接收第一制式的数据信号,生成第一数据帧,以所述第一数据帧的刷新频率对显示面板进行驱动;
    接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动;以及
    继续接收第二制式的数据信号,生成第二数据帧,以所述第二数据帧的刷新频率对显示面板进行驱动;
    其中,所述第一数据帧的刷新频率和所述第二数据帧的刷新频率不同,所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间。
  2. 如权利要求1所述的一种驱动方法,其特征在于,在接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动的步骤中:
    所述生成的过渡帧的帧数大于等于2帧,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中,任意相邻的两帧的刷新频率的差值相等,所述差值为1赫兹至4赫兹。
  3. 如权利要求2所述的一种驱动方法,其特征在于,所述生成的过渡帧中,任意相邻的两帧的所述过渡帧的刷新频率的差值为2赫兹。
  4. 如权利要求1所述的一种驱动方法,其特征在于,在接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动的步骤中:
    所述生成的过渡帧的帧数为2帧至5帧,在所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中,任意相邻的两帧的刷新频率的差值相等。
  5. 如权利要求1所述的一种驱动方法,其特征在于,所述第一数据帧包括第一信号传输频率的参数信息,所述第二数据帧包括第二信号传输频率的参数信息,所述过渡帧包括第三信号传输频率的参数信息;
    其中,所述第一信号传输频率、所述第二信号传输频率和所述第三信号传输频率不相等,所述第三信号传输频率介于所述第一信号传输频率和所述第二信号传输频率之间。
  6. 如权利要求1所述的一种驱动方法,其特征在于,所述第一数据帧包括第一水平行总数、第一垂直行总数和第一信号传输频率等的参数信息,所述第二数据帧包括第二水平行总数、第二垂直行总数和第二信号传输频率等的参数信息,所述过渡帧包括第三水平行总数、 第三垂直行总数和第三信号传输频率等的参数信息;
    其中,所述第一水平行总数、所述第二水平行总数和所述第三水平行总数相等,所述第一垂直行总数、所述第二垂直行总数和所述第三垂直行总数相等,所述第一信号传输频率、所述第二信号传输频率和第三信号传输频率不相等,所述第三信号传输频率介于所述第一信号传输频率和所述第二信号传输频率之间。
  7. 如权利要求6所述的一种驱动方法,其特征在于,所述接收第二制式的数据信号,根据所述第一制式的数据信号和所述第二制式的数据信号,计算生成至少一帧过渡帧,以所述过渡帧对应的刷新频率对显示面板进行驱动的步骤中,包括以下步骤:
    根据所述第一数据帧的刷新频率和所述第二数据帧的刷新频率计算得到所述至少一帧过渡帧对应的刷新频率;
    根据当前过渡帧的刷新频率计算得到所述过渡帧对应的信号传输频率;
    根据所述过渡帧对应的信号传输频率生成对应的刷新频率的过渡帧以驱动显示面板。
  8. 如权利要求1所述的一种驱动方法,其特征在于,所述第一数据帧包括第一水平行总数、第一垂直行总数和第一信号传输频率等的参数信息,所述第二数据帧包括第二水平行总数、第二垂直行总数和第二信号传输频率等的参数信息,所述过渡帧包括第三水平行总数、第三垂直行总数和第三信号传输频率等的参数信息;
    其中,所述第一信号传输频率、所述第二信号传输频率和第三信号传输频率不相等,所述第三信号传输频率介于所述第一信号传输频率和所述第二信号传输频率之间。
  9. 如权利要求6所述的一种驱动方法,其特征在于,根据当前过渡帧的刷新频率计算得到所述过渡帧对应的信号传输频率步骤中,通过以下公式计算得到过渡帧对应的信号传输频率:
    F=DCLK/(Vtotal*Htotal);
    其中,F为当前帧的刷新频率,DCLK为当前帧的信号传输频率,Vtotal为当前帧的水平行总数,Htotal为当前帧的垂直行总数,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的水平行总数相等,所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧的垂直行总数相等。
  10. 如权利要求6所述的一种驱动方法,其特征在于,在根据所述过渡帧对应的信号传输频率生成过渡帧以驱动显示面板步骤中:
    根据所述信号传输频率生成对应的过渡帧的数据信号中的使能信号和画面数据信号,以驱动显示面板。
  11. 如权利要求10所述的一种驱动方法,其特征在于,所述使能信号为高电平时,对应的所述画面数据信号有效。
  12. 一种驱动电路,其特征在于,所述驱动电路包括:
    接收电路,接收数据信号;
    数据帧生成电路,接收数据信号并转换生成对应的数据帧;
    过渡帧生成电路,根据接收的数据信号生成过渡帧;以及
    制式转换检测电路,检测所述接收电路接收的数据信号,控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧;
    所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时,控制所述数据帧生成电路生成的与所述第一制式的数据信号对应的第一数据帧对显示面板进行驱动;
    所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时,控制所述过渡帧生成电路生成过渡帧驱动显示面板;之后继续使用所述数据帧生成电路生成的与所述第二制式的数据信号对应的第二数据帧对显示面板进行驱动;
    其中,所述第一数据帧的刷新频率和所述第二数据帧的刷新频率不同,所述过渡帧的刷新频率介于所述第一数据帧的刷新频率和所述第二数据帧的刷新频率之间。
  13. 如权利要求12所述的一种驱动电路,其中,所述驱动电路包括时序控制电路,所述数据帧生成电路生成的数据帧以及过渡帧生成电路生成的过渡帧发送给所述时序控制电路,驱动所述显示面板。
  14. 如权利要求13所述的一种驱动电路,其中,所述驱动电路还包括有系统芯片,所述接收电路、所述数据帧生成电路、所述过渡帧生成电路和所述制式转换检测电路均集成在所述系统芯片上。
  15. 如权利要求13所述的一种驱动电路,其中,所述驱动电路内还设置有保护用的锁频电路,当所述数据信号的信号频率波动大于预设阈值时,所述锁频电路触发锁频功能,认为输入的数据信号异常,中断数据信号的输入以对显示面板进行保护。
  16. 如权利要求12所述的一种驱动电路,其中,所述过渡帧生成电路通过所述数据帧生成电路与所述接收电路连接,接收所述数据帧生成电路生成的数据帧的数据信号生成过渡帧。
  17. 如权利要求12所述的一种驱动电路,其中,所述过渡帧生成电路直接与接收电路连接,所述数据帧生成电路直接与所述接收电路连接,所述制式转换检测电路检测所述接收电路接收的数据信号,控制所述数据帧生成电路生成数据帧或控制所述过渡帧生成电路生成过渡帧对显示面板进行驱动。
  18. 一种显示装置,包括显示面板和驱动电路,所述驱动电路驱动所述显示面板显示,所述驱动电路包括:
    接收电路,接收数据信号;
    数据帧生成电路,接收数据信号并转换生成对应的数据帧;
    过渡帧生成电路,根据接收的所述数据帧生成电路生成的数据帧的数据信号生成过渡帧;
    制式转换检测电路,检测所述接收电路接收的数据信号,控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧;
    所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时,控制数据帧生成电路生成与第一制式的数据信号对应的第一数据帧对显示面板进行驱动;
    所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时,控制所述过渡帧生成电路生成过渡帧对显示面板进行驱动;之后继续使用所述数据帧生成电路生成的与所述第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
  19. 如权利要求18所述的一种显示装置,其中,所述过渡帧生成电路通过数据帧生成电路与所述接收电路连接,接收所述数据帧生成电路生成的数据帧的数据信号生成过渡帧,所述制式转换检测电路检测所述接收电路接收的数据信号,通过数据帧生成电路生成数据帧的信号输出给过渡帧生成电路生成过渡帧对显示面板进行驱动。
  20. 如权利要求18所述的一种显示装置,其中,所述过渡帧生成电路直接与接收电路连接,所述数据帧生成电路直接与所述接收电路连接,所述制式转换检测电路检测所述接收电路接收的数据信号,控制所述数据帧生成电路生成数据帧或控制所述过渡帧生成电路生成过渡帧对显示面板进行驱动。
PCT/CN2019/130286 2019-01-29 2019-12-31 驱动方法、驱动电路和显示装置 Ceased WO2020156006A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/296,556 US11295656B2 (en) 2019-01-29 2019-12-31 Driving method, driving circuit, and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910086725.XA CN109616083B (zh) 2019-01-29 2019-01-29 一种驱动方法、驱动模块和显示装置
CN201910086725.X 2019-01-29

Publications (1)

Publication Number Publication Date
WO2020156006A1 true WO2020156006A1 (zh) 2020-08-06

Family

ID=66019127

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/130286 Ceased WO2020156006A1 (zh) 2019-01-29 2019-12-31 驱动方法、驱动电路和显示装置

Country Status (3)

Country Link
US (1) US11295656B2 (zh)
CN (1) CN109616083B (zh)
WO (1) WO2020156006A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109616083B (zh) 2019-01-29 2021-04-02 惠科股份有限公司 一种驱动方法、驱动模块和显示装置
CN110491351B (zh) 2019-09-27 2021-04-27 京东方科技集团股份有限公司 一种显示面板的驱动方法、其驱动装置及显示装置
US12344335B2 (en) 2020-03-31 2025-07-01 Soucy International Inc. Track and wheel for a track system, and track system comprising the same
CN111933071B (zh) * 2020-08-10 2022-04-01 昆山国显光电有限公司 显示面板的驱动方法和驱动装置
CN112382246B (zh) * 2020-11-04 2022-03-08 深圳市华星光电半导体显示技术有限公司 驱动方法、时序控制器及液晶显示器
CN114023238B (zh) * 2021-11-16 2023-05-05 Tcl华星光电技术有限公司 显示装置
US12482396B2 (en) * 2022-09-21 2025-11-25 Novatek Microelectronics Corp. Display device and method of transmitting signals in display device
CN117524038A (zh) * 2023-03-17 2024-02-06 Tcl华星光电技术有限公司 显示面板的驱动方法、亮度补偿装置及显示装置
CN116863854A (zh) * 2023-07-24 2023-10-10 厦门天马显示科技有限公司 显示面板和显示装置
CN116994522A (zh) * 2023-08-23 2023-11-03 维信诺科技股份有限公司 显示面板及其控制方法
CN118366414A (zh) * 2024-05-16 2024-07-19 Oppo广东移动通信有限公司 送显方法及装置、处理器、显示方法、装置及设备
CN118918842A (zh) * 2024-08-26 2024-11-08 京东方科技集团股份有限公司 显示调节方法、显示调节模组和显示装置
CN121811784A (zh) * 2024-09-30 2026-04-07 荣耀终端股份有限公司 显示方法、电子设备、计算机可读存储介质和程序产品

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1288329A (zh) * 2000-07-05 2001-03-21 厦门华侨电子企业有限公司 一种图像信号变换模式及装置
CN101496089A (zh) * 2006-07-31 2009-07-29 夏普株式会社 显示控制器、显示装置、显示系统以及显示装置的控制方法
US20170124965A1 (en) * 2015-10-30 2017-05-04 Nvidia Corporation Regional dc balancing for a variable refresh rate display panel
CN109215594A (zh) * 2018-10-09 2019-01-15 深圳市华星光电半导体显示技术有限公司 液晶显示面板的驱动装置以及驱动方法
CN109616083A (zh) * 2019-01-29 2019-04-12 惠科股份有限公司 一种驱动方法、驱动模块和显示装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104094345B (zh) * 2012-02-02 2017-02-22 夏普株式会社 显示装置及其驱动方法
EP2819120B1 (en) * 2012-02-24 2019-04-24 Sharp Kabushiki Kaisha Display device, electronic device comprising same, and drive method for display device
EP2943948B1 (en) * 2013-01-14 2020-07-29 Apple Inc. Low power display device with variable refresh rate
CN108257567A (zh) * 2018-01-31 2018-07-06 京东方科技集团股份有限公司 Goa单元及其驱动方法、goa电路、触控显示装置
US11227532B2 (en) * 2018-07-27 2022-01-18 Chongqing Boe Optoelectronics Technology Co., Ltd. Panel, manufacturing method thereof, and terminal

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1288329A (zh) * 2000-07-05 2001-03-21 厦门华侨电子企业有限公司 一种图像信号变换模式及装置
CN101496089A (zh) * 2006-07-31 2009-07-29 夏普株式会社 显示控制器、显示装置、显示系统以及显示装置的控制方法
US20170124965A1 (en) * 2015-10-30 2017-05-04 Nvidia Corporation Regional dc balancing for a variable refresh rate display panel
CN109215594A (zh) * 2018-10-09 2019-01-15 深圳市华星光电半导体显示技术有限公司 液晶显示面板的驱动装置以及驱动方法
CN109616083A (zh) * 2019-01-29 2019-04-12 惠科股份有限公司 一种驱动方法、驱动模块和显示装置

Also Published As

Publication number Publication date
US11295656B2 (en) 2022-04-05
US20220028318A1 (en) 2022-01-27
CN109616083B (zh) 2021-04-02
CN109616083A (zh) 2019-04-12

Similar Documents

Publication Publication Date Title
WO2020156006A1 (zh) 驱动方法、驱动电路和显示装置
US11475815B2 (en) Driving method, driving circuit, and display device
CN105469746B (zh) 一种液晶屏背光控制装置、液晶电视及mcu芯片
US9307187B2 (en) Display control device and display control method
US10937375B2 (en) Liquid crystal display panel and liquid crystal display device having the liquid crystal display panel
US10097803B2 (en) Display processing apparatus, device and method
CN102724458B (zh) 视频画面全屏显示的字幕处理方法及视频终端
US20100118128A1 (en) Display system, display apparatus and control method thereof
CN102456328B (zh) 液晶显示装置及其驱动方法、液晶电视
CN100580763C (zh) 液晶显示器及其驱动方法
CN103236243A (zh) 一种显示装置和电视机
KR20160146645A (ko) Led tv에 이용되는 데이터 처리 방법, 장치 및 led tv
TWI514844B (zh) 具有視訊格式轉換的時序控制裝置、時序控制裝置的方法以及其顯示系統
CN103956149B (zh) 显示器、显示系统和数据处理方法
CN116580680B (zh) 显示面板的驱动方法、亮度补偿装置及显示装置
WO2014048000A1 (zh) 液晶显示装置的驱动方法及其驱动系统
CN103093727B (zh) 背光控制信号调整方法和装置
TWI386058B (zh) 視訊處理方法與裝置
JP2005045787A (ja) プログレッシブ及びインターレースビデオ信号の両方を生成するビデオ信号処理装置
JP2008166969A (ja) 映像信号処理回路、映像信号処理装置及び映像信号処理方法
CN107846588B (zh) 电视中串口记录信息的获取方法和装置
JP4332312B2 (ja) 映像信号処理装置、映像表示装置並びに映像信号処理方法
CN100556073C (zh) 基于alis显示技术的图像防抖处理方法
JP2006154007A (ja) スケーリング機能付き遊技機用液晶表示装置
US20240046841A1 (en) Drive circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19913357

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19913357

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 19913357

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 24.01.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 19913357

Country of ref document: EP

Kind code of ref document: A1