WO2020155313A1 - 兼具采样宽度和精度的光学采样电路及采集方法 - Google Patents
兼具采样宽度和精度的光学采样电路及采集方法 Download PDFInfo
- Publication number
- WO2020155313A1 WO2020155313A1 PCT/CN2019/077733 CN2019077733W WO2020155313A1 WO 2020155313 A1 WO2020155313 A1 WO 2020155313A1 CN 2019077733 W CN2019077733 W CN 2019077733W WO 2020155313 A1 WO2020155313 A1 WO 2020155313A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sampling
- digital converter
- analog
- processor
- resistor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
Definitions
- the present application relates to the field of detection technology, in particular to an optical sampling circuit and acquisition method with both sampling width and accuracy.
- the purpose of this application is to solve the deficiencies of the prior art and provide an optical sampling circuit and a sampling method that has both sampling width and accuracy.
- An optical sampling circuit with both sampling width and accuracy including a photocell, a sampling resistor, an operational amplifier, an analog-to-digital converter, and a processor; the photocell, the sampling resistor, the operational amplifier, the analog-to-digital converter, and the processor Connected sequentially, N compensation resistors are connected between the photocell and the sampling resistor, each compensation resistor is connected in parallel with a switch, and the control terminal of each switch and the signal output terminal of the analog-to-digital converter are respectively connected to the processor; When the processor outputs a low level, the switch is turned off, and the compensation resistor is connected to the sampling resistor to increase the resistance of the analog-to-digital converter during sampling; when the processor outputs a high level, the switch is turned on, and the compensation resistor is short-circuited to reduce the analog value. The resistance value of the resistor when the digital converter is sampling.
- a preferred solution is that the switch is a triode, the input and output ends of the triode are connected to both ends of the compensation resistor, and the control end of the triode is connected to the processor. [0011] A preferred solution is that the number of compensation resistors N is greater than or equal to 2.
- a collection method of an optical sampling circuit with both sampling width and accuracy including:
- the analog-to-digital converter performs the first sampling, and the analog-to-digital converter transmits the collected signal to the processor;
- the processor analyzes the data sampled for the first time and determines the strength of the signal. If it is determined that the signal of the first sampled data is weak, that is, the signal sampled for the first time is weak, it represents the front end of the analog-to-digital converter When the resistance during sampling is too small, the processor controls the switch to open to increase the resistance of the resistance during sampling. After that, the analog-to-digital converter performs a second sampling, and the processor analyzes and judges the signal again based on the second sampling data The strength of the data is collected M times in this way until the analog-to-digital converter outputs appropriate data;
- the processor controls the switch to close to reduce the resistance of the resistance during sampling.
- the analog-to-digital converter performs a second sampling, and the processor analyzes and judges the strength of the signal again according to the second-sampled data, and collects M times in this way until the analog-to-digital converter outputs appropriate data.
- the beneficial effects of this application are: to achieve dynamic sampling, an optical sampling circuit with sampling width and accuracy, sampling resistors and N compensation resistors are used for sampling, and the compensation resistors are switched to the sampling circuit In the resistance, the resistance value of the resistor during sampling by the analog-to-digital converter is increased to ensure that the high signal will not overflow, and at the same time, the application scenario of the low signal can be recognized normally; specifically, when the signal collected by the analog-to-digital converter When the signal is strong, the analog-to-digital converter controls the switch to close through the processor to compensate the resistance short circuit to reduce the resistance value of the resistance when the analog-to-digital converter is sampling to ensure that the signal does not overflow; when the signal collected by the analog-to-digital converter is very weak, the analog-to-digital converter The converter is turned on by the processor control switch, and the compensation resistor is connected to the sampling resistor to increase the resistance value of the resistor during sampling by the analog-to-digital converter to
- This application can expand the measurement range of the optical sampling module, that is, increase the signal measurement range, the optical sampling module can identify weaker signals, that is, improve the signal-to-noise ratio of the system, and the large resistance sampling of weak signals can improve the measurement results The stability.
- FIG. 1 is a schematic diagram of the first embodiment of the present application
- FIG. 2 is a flowchart of a second embodiment of the present application.
- an optical sampling circuit with both sampling width and accuracy including a photocell 201, a sampling resistor 204, an operational amplifier 206, an analog-to-digital converter 202 and a processor 203; photocell 201, the sampling resistor 204, the operational amplifier 206, the analog-to-digital converter 202 and the processor 203 are connected in sequence.
- N compensation resistors are connected between the photocell 201 and the sampling resistor 204, each compensation resistor is connected in parallel with a switch, each compensation resistor 205 is connected in parallel with a switch, the control terminal of each switch and the signal of the analog-to-digital converter 202
- the output terminals are respectively connected to the processor 203; the compensation resistor 205 can be set according to needs, and can be set to one, two or more. In this application, two compensation resistors 205 are used for illustration, which are the resistor R 2 and the resistor.
- a switch one is connected in parallel at both ends of the resistor R2
- a switch n is connected in parallel at both ends of the resistor Rn+1
- the control ends of the switch one and switch n are electrically connected to the processor 203
- the processor 203 separately controls the switch one and the switch On and off of n
- the switch is off, that is, switch one or/and switch n are off
- the compensation resistor 205 is connected to the sampling resistor 204 to increase the sampling resistance of the analog-to-digital converter 202
- the compensation resistor 205 is short-circuited to Reduce the sampling time of the ADC 202
- the resistance of the resistance that is, the resistance R2 or/and the resistance Rn+1 is bypassed, and the resistance R2 or/and the resistance Rn+1 does not participate in the resistance when the analog-to-digit
- the resistance value of the sampling resistor 204 is greater than the resistance value of the compensation resistor 205, and two different resistors, one large and one small, are used for sampling, and the processor 203 controls the closing of the switch.
- the compensation resistor 205 is connected or not connected together, it can ensure that the high signal will not overflow, and at the same time, the low signal can be recognized normally.
- the specific principle is that when the analog-to-digital converter 202 detects that the signal is strong, the processor 203 switches to make the sampled resistance of the analog-to-digital converter 202 small to ensure that the signal does not overflow; when the signal collected by the analog-to-digital converter 202 is very weak The processor 203 switches to make the resistance value of the sampled resistance of the analog-to-digital converter 202 large, ensuring that weak signals can also be identified and sampled normally.
- the sampling system sets an initial sampling resistance value according to the actual application scenario, and then performs the first sampling.
- the processor 203 analyzes the data sampled this time. If the data overflows, it represents the sampling time of the front end of the analog-to-digital converter 202.
- the resistance is too large, reduce the sampling resistance of the analog-to-digital converter 202, and then perform another sampling and output appropriate data; if the first sampled signal is found to be weak, it means that the sampling resistance at the front end of the analog-to-digital converter 202 is too high. If it is small, increase the resistance value during sampling and output appropriate data.
- the resistance value of the resistor during sampling can be adjusted in real time to obtain the best sampling data.
- an optical sampling circuit acquisition method with both sampling width and accuracy includes:
- the optical sampling module sets an initialized sampling resistance value according to actual application scenarios
- S2 then performs the first sampling, and the analog-to-digital converter 202 transmits the collected signal to the processor 203,
- the processor 203 analyzes the data sampled for the first time and determines the strength of the signal. If the processor 203 determines that the signal of the first sampled data is weak, that is, the signal sampled for the first time is weak, it represents the mode The resistance at the front end of the digital converter 202 during sampling is too small, and the processor 203 controls the switch to open to increase the resistance of the resistor during sampling. After that, the analog-to-digital converter 202 performs a second sampling, and the processor 203 performs a second sampling according to the second sampling. Analyze the data of and determine the strength of the signal, collect M times in this way, until the analog-to-digital converter 202 outputs appropriate data;
- the processor 203 determines that the first sampling data signal is strong, that is, the data overflows, it means that the resistance at the front end of the analog-to-digital converter 202 is too large during sampling. At this time, the processor 203 controls the switch to close to reduce the sampling time. Electricity Then, the analog-to-digital converter 202 performs a second sampling, and the processor analyzes and judges the strength of the signal according to the second-sampled data, and collects M times in this way until the output of the analog-to-digital converter 202 is appropriate The data.
- the analog-to-digital converter 202 is connected to the interface 1 of the processor 203.
- the switch is a triode, the input end and output end of the triode are connected to the two ends of the compensation resistor 205, and the control end of the triode is connected to the processor 203.
- two compensation resistors 205 are used for illustration, which are resistor R2 and resistor Rn+1.
- the resistor R2 is connected in parallel with switch one, and the switch one is transistor Q1.
- the resistor Rn+1 is connected in parallel with switch n.
- n is the transistor Qn
- the control ends of the transistor Q1 and the transistor Qn are electrically connected to the processor 203
- the processor 203 individually controls the on and off of the transistor Q1 and the transistor Qn
- a resistor R7 is connected between the transistor Q1 and the processor 203
- the transistor Q1 is connected to the interface 2 of the processor 203 through a resistor R7, the transistor Q1 and the resistor R7 are grounded through a resistor R6;
- the transistor Qn and the processor 203 are connected with a resistor R5, and the transistor Qn is connected to the interface of the processor 203 through the resistor R5 n+1 connection, the transistor Qn and the resistor R5 are grounded through the resistor R4.
- the negative electrode of the photovoltaic cell 201 is connected to the analog-to-digital converter 202
- the positive electrode of the photovoltaic cell 201 is connected to the power source.
- the optical sampling module has a unique design, and has higher sensitivity and a wider signal measurement range than existing products.
- the optical sampling module adopts a confocal optical structure.
- the confocal optical structure has a strong optical path focusing ability. After the excitation light source is focused, the energy is concentrated, so it can excite a larger signal, and the confocal optical structure can collect With more light signals, after focusing, the light transmitted to the photoelectric sensor is more concentrated, the signal strength is greater, the stability is better, and the anti-interference ability is stronger.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Photometry And Measurement Of Optical Pulse Characteristics (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910104184.9 | 2019-02-01 | ||
CN201910104184.9A CN109639280A (zh) | 2019-02-01 | 2019-02-01 | 兼具采样宽度和精度的光学采样电路及采集方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020155313A1 true WO2020155313A1 (zh) | 2020-08-06 |
Family
ID=66064778
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/077733 WO2020155313A1 (zh) | 2019-02-01 | 2019-03-12 | 兼具采样宽度和精度的光学采样电路及采集方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109639280A (zh) |
WO (1) | WO2020155313A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109655628A (zh) * | 2019-02-01 | 2019-04-19 | 深圳市金准生物医学工程有限公司 | 兼具采样宽度和精度的光学采样模块及荧光免疫分析仪 |
US11837164B2 (en) | 2019-09-17 | 2023-12-05 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Drive control circuit and related driving method thereof, and display panel |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160301403A1 (en) * | 2015-04-07 | 2016-10-13 | Freescale Semiconductor, Inc. | Filtered sampling circuit and a method of controlling a filtered sampling circuit |
CN106230440A (zh) * | 2016-08-31 | 2016-12-14 | 江苏惠中电气有限公司 | 一种可调的采样保持电路及其采样保持方法 |
CN106330122A (zh) * | 2016-08-26 | 2017-01-11 | 天津市英贝特航天科技有限公司 | 一种基于fpga的模拟信号采集自动增益电路 |
CN108023513A (zh) * | 2016-11-04 | 2018-05-11 | 德昌电机(深圳)有限公司 | 电机驱动集成电路和电机装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7362253B2 (en) * | 2005-09-26 | 2008-04-22 | Supertex, Inc. | Introduction to R2RC D/A converter |
CN102967742B (zh) * | 2012-12-06 | 2016-04-06 | 南京匹瑞电气科技有限公司 | 宽电流检测范围的电子互感器 |
CN203872158U (zh) * | 2014-04-28 | 2014-10-08 | 比亚迪股份有限公司 | 一种降低电阻温度特性的补偿电路 |
-
2019
- 2019-02-01 CN CN201910104184.9A patent/CN109639280A/zh active Pending
- 2019-03-12 WO PCT/CN2019/077733 patent/WO2020155313A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160301403A1 (en) * | 2015-04-07 | 2016-10-13 | Freescale Semiconductor, Inc. | Filtered sampling circuit and a method of controlling a filtered sampling circuit |
CN106330122A (zh) * | 2016-08-26 | 2017-01-11 | 天津市英贝特航天科技有限公司 | 一种基于fpga的模拟信号采集自动增益电路 |
CN106230440A (zh) * | 2016-08-31 | 2016-12-14 | 江苏惠中电气有限公司 | 一种可调的采样保持电路及其采样保持方法 |
CN108023513A (zh) * | 2016-11-04 | 2018-05-11 | 德昌电机(深圳)有限公司 | 电机驱动集成电路和电机装置 |
Also Published As
Publication number | Publication date |
---|---|
CN109639280A (zh) | 2019-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020135703A1 (zh) | 基于全桥绝缘检测电路的绝缘检测系统及电动汽车 | |
WO2020155313A1 (zh) | 兼具采样宽度和精度的光学采样电路及采集方法 | |
CN108362377A (zh) | 一种低频低噪声平衡零拍探测器 | |
CN102075150B (zh) | 一种数字胃肠机自动光圈的光电信号前置调理放大电路 | |
US20110074404A1 (en) | Magnetic sensor circuit | |
CN210155800U (zh) | 用于烟雾传感器的电路装置和具有测量室的烟雾传感器 | |
CN107315153A (zh) | 一种峰值功率探头硬件调节零点偏置电路和方法 | |
CN106645915A (zh) | 基于镜像电流源多串电池电压检测电路的温飘补偿电路 | |
US11610638B2 (en) | Sample holding circuit of reduced complexity and electronic device using the same | |
CN212904654U (zh) | 一种氧化还原电位的测量电路 | |
CN113654460A (zh) | 一种适用于光镊系统位置探测的差分四象限光电探测器 | |
CN116930797A (zh) | 一种电池内阻的检测电路 | |
CN110501559B (zh) | 一种电流采集装置 | |
CN210405235U (zh) | 一种四象限探测器信号放大电路 | |
CN218006205U (zh) | 光学采集放大电路及装置 | |
TWI527456B (zh) | Array read device, dual function read device and detection circuit | |
CN113064524B (zh) | 一种触控检测系统及其方法和一种显示模组 | |
CN212514771U (zh) | 一种采集电压处理装置 | |
CN209446663U (zh) | 一种模拟信号峰值监测装置 | |
CN105656547B (zh) | 用于光接收模块中apd的输入信号强度显示电路 | |
CN212210964U (zh) | 一种氢燃料电堆单电源差分调理电路 | |
CN204439702U (zh) | 逆变焊机电流取样电路 | |
CN206920019U (zh) | 一种光电检测电路 | |
CN220794435U (zh) | 一种光信号检测电路 | |
CN212363614U (zh) | 一种基于ad8304的mems衰减器测量装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19913664 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19913664 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 14.02.2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19913664 Country of ref document: EP Kind code of ref document: A1 |