WO2020135308A1 - High-voltage digital audio power amplification system - Google Patents

High-voltage digital audio power amplification system Download PDF

Info

Publication number
WO2020135308A1
WO2020135308A1 PCT/CN2019/127315 CN2019127315W WO2020135308A1 WO 2020135308 A1 WO2020135308 A1 WO 2020135308A1 CN 2019127315 W CN2019127315 W CN 2019127315W WO 2020135308 A1 WO2020135308 A1 WO 2020135308A1
Authority
WO
WIPO (PCT)
Prior art keywords
power amplifier
field effect
resistor
effect tube
voltage
Prior art date
Application number
PCT/CN2019/127315
Other languages
French (fr)
Chinese (zh)
Inventor
周佳宁
张海军
Original Assignee
上海艾为电子技术股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN201811597843.9A external-priority patent/CN109660917B/en
Priority claimed from CN201811597824.6A external-priority patent/CN109688514B/en
Application filed by 上海艾为电子技术股份有限公司 filed Critical 上海艾为电子技术股份有限公司
Publication of WO2020135308A1 publication Critical patent/WO2020135308A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00Circuits for transducers, loudspeakers or microphones

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

Provided by the present invention is a high-voltage digital audio power amplification system, wherein the high-voltage digital audio power amplification system increases the output power of the high-voltage digital audio power amplification system by means of providing a current source generation module, which is used for providing a power supply for a first sub-system and a second sub-system such that the high-voltage digital audio power amplification system operates within a high voltage range.

Description

一种高压数字音频功放系统High-voltage digital audio power amplifier system
本申请要求于2018年12月26日提交中国专利局、申请号为CN201811597824.6、发明名称为“一种高压数字音频功放系统”的中国专利申请以及于2018年12月26日提交中国专利局、申请号为CN201811597843.9、发明名称为“一种高压数字音频功放系统”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。This application requires a Chinese patent application submitted to the Chinese Patent Office on December 26, 2018, with the application number CN201811597824.6, and the invention titled "a high-voltage digital audio power amplifier system", and submitted to the Chinese Patent Office on December 26, 2018 The priority of the Chinese patent application with the application number CN201811597843.9 and the invention titled "A high-voltage digital audio power amplifier system", the entire contents of which are incorporated by reference in this application.
技术领域Technical field
本发明涉及半导体集成电路技术领域,更具体地说,涉及一种高压数字音频功放系统。The invention relates to the technical field of semiconductor integrated circuits, and more particularly, to a high-voltage digital audio power amplifier system.
背景技术Background technique
目前D类音频功率放大器由于其超过80%的效率而获得广泛的应用,特别是高效率对于移动设备至关重要,不仅能延长工作时间,还可以减少手机等手持设备的发热量。At present, Class D audio power amplifiers are widely used due to their efficiency of more than 80%. Especially high efficiency is essential for mobile devices, which can not only extend working hours, but also reduce the calorific value of mobile phones and other handheld devices.
在手机等应用领域,音量和音质会对用户体验产生重要影响,目前的趋势是音频功放输出更高的功率以获得更大的音量和较好的音质。In applications such as mobile phones, volume and sound quality have an important impact on the user experience. The current trend is that audio amplifiers output higher power to obtain greater volume and better sound quality.
但是,目前数字音频功放系统无法实现高压输出。However, the current digital audio power amplifier system cannot achieve high voltage output.
发明内容Summary of the invention
有鉴于此,本发明提供了一种高压数字音频功放系统,以解决现有技术中无法实现高压输出的问题。In view of this, the present invention provides a high-voltage digital audio power amplifier system to solve the problem that high-voltage output cannot be realized in the prior art.
为实现上述目的,本发明提供如下技术方案:To achieve the above objectives, the present invention provides the following technical solutions:
一种高压数字音频功放系统,包括:第一子系统、第二子系统、第一反馈模块、第二反馈模块和电流源产生模块;A high-voltage digital audio power amplifier system includes: a first subsystem, a second subsystem, a first feedback module, a second feedback module, and a current source generating module;
所述第一子系统包括:第一电流源模块和第一功放环路,所述第一电流源 模块的输出端与所述第一功放环路的第一输入端连接,所述第一电流源模块的输入端作为所述第一子系统的信号输入端,用于接收PWMP信号,所述第一功放环路的输出端作为所述第一子系统的输出端;The first subsystem includes: a first current source module and a first power amplifier loop, the output end of the first current source module is connected to the first input end of the first power amplifier loop, the first current The input terminal of the source module is used as the signal input terminal of the first subsystem to receive the PWMP signal, and the output terminal of the first power amplifier loop is used as the output terminal of the first subsystem;
所述第二子系统包括:第二电流源模块和第二功放环路,所述第二电流源模块的输出端与所述第二功放环路的第一输入端连接,所述第二电流源模块的输入端作为所述第二子系统的信号输入端,用于接收PWMN信号,所述第二功放环路的输出端作为所述第二子系统的输出端;The second subsystem includes: a second current source module and a second power amplifier loop, the output end of the second current source module is connected to the first input end of the second power amplifier loop, the second current The input terminal of the source module is used as the signal input terminal of the second subsystem to receive the PWMN signal, and the output terminal of the second power amplifier loop is used as the output terminal of the second subsystem;
所述第一反馈模块的一端与所述第一功放环路的第一输入端连接,另一端与所述第一功放环路的输出端连接;One end of the first feedback module is connected to the first input end of the first power amplifier loop, and the other end is connected to the output end of the first power amplifier loop;
所述第二反馈模块的一端与所述第二功放环路的第一输入端连接,另一端与所述第二功放环路的输出端连接;One end of the second feedback module is connected to the first input end of the second power amplifier loop, and the other end is connected to the output end of the second power amplifier loop;
所述电流源产生模块的第一端与所述第一功放环路的第一输入端连接,第二端与所述第二功放环路的第一输入端连接,第三端与电源供压端连接,第四端与电压输入端连接,第五端接地连接;The first end of the current source generating module is connected to the first input end of the first power amplifier loop, the second end is connected to the first input end of the second power amplifier loop, and the third end is connected to the power supply Terminal, the fourth terminal is connected to the voltage input terminal, and the fifth terminal is connected to ground;
其中,所述电流源产生模块用于为所述第一子系统和所述第二子系统提供电流,以提高所述高压数字音频功放系统的输出功率。Wherein, the current source generating module is used to provide current for the first subsystem and the second subsystem to increase the output power of the high-voltage digital audio power amplifier system.
优选的,在上述高压数字音频功放系统中,所述第一反馈模块包括:第一电阻;Preferably, in the above high-voltage digital audio power amplifier system, the first feedback module includes: a first resistor;
其中,所述第一电阻的一端与所述第一功放环路的第一输入端连接,另一端与所述第一功放环路的输出端连接;Wherein, one end of the first resistor is connected to the first input end of the first power amplifier loop, and the other end is connected to the output end of the first power amplifier loop;
所述第二反馈模块包括:第二电阻;The second feedback module includes: a second resistor;
其中,所述第二电阻的一端与所述第二功放环路的第一输入端连接,另一端与所述第二功放环路的输出端连接。Wherein, one end of the second resistor is connected to the first input end of the second power amplifier loop, and the other end is connected to the output end of the second power amplifier loop.
优选的,在上述高压数字音频功放系统中,所述电流源产生模块包括:第一场效应管、第二场效应管、第三场效应管、运算放大器和第三电阻;Preferably, in the above high-voltage digital audio power amplifier system, the current source generating module includes: a first field effect tube, a second field effect tube, a third field effect tube, an operational amplifier, and a third resistor;
其中,所述运算放大器的反相输入端与所述电源供压端连接,所述运算放大器的同相输入端与所述第三电阻的第一端连接,所述第三电阻的第二端与所述电压输入端连接;Wherein, the inverting input terminal of the operational amplifier is connected to the power supply voltage terminal, the non-inverting input terminal of the operational amplifier is connected to the first terminal of the third resistor, and the second terminal of the third resistor is The voltage input terminal is connected;
所述第一场效应管的漏极与所述第三电阻的第一端连接;The drain of the first field effect tube is connected to the first end of the third resistor;
所述第二场效应管的漏极与所述第一功放环路的第一输入端连接;The drain of the second field effect tube is connected to the first input end of the first power amplifier loop;
所述第三场效应管的漏极与所述第二功放环路的第二输入端连接;The drain of the third field effect tube is connected to the second input end of the second power amplifier loop;
所述第一场效应管的栅极、所述第二场效应管的栅极和所述第三场效应管的栅极均与所述运算放大器的输出端连接;The grid of the first field effect tube, the grid of the second field effect tube, and the grid of the third field effect tube are all connected to the output terminal of the operational amplifier;
所述第一场效应管的源极、所述第二场效应管的源极和所述第三场效应管的源极均接地连接。The source of the first field effect tube, the source of the second field effect tube, and the source of the third field effect tube are all connected to ground.
优选的,在上述高压数字音频功放系统中,所述第三电阻的阻值为所述第一电阻的阻值的两倍。Preferably, in the above high-voltage digital audio power amplifier system, the resistance of the third resistor is twice the resistance of the first resistor.
优选的,在上述高压数字音频功放系统中,所述电流源产生模块的第六端用于接收控制信号;Preferably, in the above high-voltage digital audio power amplifier system, the sixth end of the current source generating module is used to receive a control signal;
所述控制信号用于控制所述电流源产生模块处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配。The control signal is used to control the current source generating module to be in different working states to match the resistance of the first subsystem and the second subsystem.
优选的,在上述高压数字音频功放系统中,所述电流源产生模块还包括:第四场效应管、第五场效应管、第六场效应管和第七场效应管;Preferably, in the above high-voltage digital audio power amplifier system, the current source generating module further includes: a fourth field effect tube, a fifth field effect tube, a sixth field effect tube, and a seventh field effect tube;
其中,所述第四场效应管和所述第五场效应管的源极分别与所述第二场效应管的漏极连接;Wherein, the source electrodes of the fourth field effect tube and the fifth field effect tube are respectively connected to the drain electrodes of the second field effect tube;
所述第六场效应管和所述第七场效应管的源极分别与所述第三场效应管的漏极连接;Sources of the sixth field effect tube and the seventh field effect tube are respectively connected to drains of the third field effect tube;
所述第四场效应管的漏极和所述第七场效应管的漏极分别与所述第一功放环路的第一输入端连接;The drain of the fourth field effect tube and the drain of the seventh field effect tube are respectively connected to the first input end of the first power amplifier loop;
所述第五场效应管的漏极和所述第六场效应管的漏极分别与所述第二功放环路的第一输入端连接;The drain of the fifth field effect tube and the drain of the sixth field effect tube are respectively connected to the first input end of the second power amplifier loop;
所述第四场效应管、所述第五场效应管、第六场效应管和所述第七场效应管的栅极均接收所述控制信号。The gates of the fourth FET, the fifth FET, the sixth FET, and the seventh FET all receive the control signal.
优选的,在上述高压数字音频功放系统中,所述控制信号包括第一控制信号和第二控制信号;Preferably, in the above high-voltage digital audio power amplifier system, the control signal includes a first control signal and a second control signal;
其中,所述第四场效应管和所述第六场效应管的栅极均用于接收所述第一控制信号;The grids of the fourth field effect transistor and the sixth field effect transistor are both used to receive the first control signal;
所述第五场效应管和所述第七场效应管的栅极均用于接收所述第二控制 信号;The grids of the fifth field effect transistor and the seventh field effect transistor are both used to receive the second control signal;
当所述第一控制信号为高电平时,所述第二控制信号为低电平;当所述第一控制信号为低电平时,所述第二控制信号为高电平。When the first control signal is high, the second control signal is low; when the first control signal is low, the second control signal is high.
优选的,在上述高压数字音频功放系统中,所述高压数字音频功放系统,还包括:共模电压产生模块;Preferably, in the above high-voltage digital audio power amplifier system, the high-voltage digital audio power amplifier system further includes: a common mode voltage generating module;
所述第一功放环路的第二输入端和所述第二功放环路的第二输入端均与所述共模电压产生模块的输出端连接。The second input terminal of the first power amplifier loop and the second input terminal of the second power amplifier loop are both connected to the output terminal of the common mode voltage generating module.
优选的,在上述高压数字音频功放系统中,所述共模电压产生模块包括:第四电阻、第五电阻、第六电阻和电容;Preferably, in the above high-voltage digital audio power amplifier system, the common-mode voltage generating module includes: a fourth resistor, a fifth resistor, a sixth resistor, and a capacitor;
所述第四电阻的第一端与所述电源供压端连接,所述第四电阻的第二端与所述第五电阻的第一端连接,所述第五电阻的第二端接地连接;The first end of the fourth resistor is connected to the power supply voltage end, the second end of the fourth resistor is connected to the first end of the fifth resistor, and the second end of the fifth resistor is connected to ground ;
所述第六电阻的第一端与所述第四电阻的第二端连接,所述第六电阻的第二端与所述电容的第一端连接,所述电容的第二端接地连接;The first end of the sixth resistor is connected to the second end of the fourth resistor, the second end of the sixth resistor is connected to the first end of the capacitor, and the second end of the capacitor is connected to ground;
所述第六电阻和所述电容的连接节点作为所述共模电压产生模块的输出端。The connection node of the sixth resistor and the capacitor serves as an output terminal of the common mode voltage generation module.
优选的,在上述高压数字音频功放系统中,所述第四电阻的阻值和所述第五电阻的阻值相同。Preferably, in the above high-voltage digital audio power amplifier system, the resistance of the fourth resistor and the resistance of the fifth resistor are the same.
优选的,在上述高压数字音频功放系统中,所述共模电压产生模块的输出端电压为所述电源供压端的一半。Preferably, in the above-mentioned high-voltage digital audio power amplifier system, the output voltage of the common-mode voltage generating module is half of the voltage supply end of the power supply.
优选的,在上述高压数字音频功放系统中,所述电流源产生模块的第六端用于接收控制信号;Preferably, in the above high-voltage digital audio power amplifier system, the sixth end of the current source generating module is used to receive a control signal;
所述控制信号用于控制所述电流源产生模块处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配。The control signal is used to control the current source generating module to be in different working states to match the resistance of the first subsystem and the second subsystem.
优选的,在上述高压数字音频功放系统中,所述控制信号、所述PWMP信号和所述PWMN信号的周期相同。Preferably, in the above high-voltage digital audio power amplifier system, the periods of the control signal, the PWMP signal and the PWMN signal are the same.
与现有技术相比,本发明所提供的技术方案具有以下优点:Compared with the prior art, the technical solution provided by the present invention has the following advantages:
本发明提供的一种高压数字音频功放系统通过设置电流源产生模块,用于为所述第一子系统和所述第二子系统提供电流,以使所述高压数字音频功放系统工作在较高的电压范围,进而提高所述高压数字音频功放系统的输出功率。A high-voltage digital audio power amplifier system provided by the present invention is provided with a current source generating module for supplying current to the first subsystem and the second subsystem, so that the high-voltage digital audio power amplifier system operates at a higher level Voltage range, which in turn increases the output power of the high-voltage digital audio power amplifier system.
附图说明BRIEF DESCRIPTION
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据提供的附图获得其他的附图。In order to more clearly explain the embodiments of the present invention or the technical solutions in the prior art, the following will briefly introduce the drawings required in the embodiments or the description of the prior art. Obviously, the drawings in the following description are only This is an embodiment of the present invention. For those of ordinary skill in the art, without paying any creative labor, other drawings may be obtained according to the provided drawings.
图1为本发明实施例提供的高压数字音频功放系统的一种结构示意图;1 is a schematic structural diagram of a high-voltage digital audio power amplifier system according to an embodiment of the present invention;
图2为本发明实施例提供的高压数字音频功放系统的另一结构示意图;2 is another schematic structural diagram of a high-voltage digital audio power amplifier system according to an embodiment of the present invention;
图3为本发明实施例提供的电流源产生模块的一种结构示意图;3 is a schematic structural diagram of a current source generating module according to an embodiment of the present invention;
图4为本发明实施例提供的共模电压产生模块的一种结构示意图;4 is a schematic structural diagram of a common-mode voltage generation module provided by an embodiment of the present invention;
图5为本发明实施例提供的第一电容充放电的一种波形示意图;5 is a schematic diagram of a waveform of charging and discharging of a first capacitor provided by an embodiment of the present invention;
图6为本发明实施例提供的高压数字音频功放系统的又一结构示意图;6 is another schematic structural diagram of a high-voltage digital audio power amplifier system according to an embodiment of the present invention;
图7为本发明实施例提供的电流源产生模块的另一结构示意图。7 is another schematic structural diagram of a current source generating module according to an embodiment of the present invention.
具体实施方式detailed description
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention will be described clearly and completely in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by a person of ordinary skill in the art without creative work fall within the protection scope of the present invention.
为使本发明的上述目的、特征和优点能够更加明显易懂,下面结合附图和具体实施方式对本发明作进一步详细的说明。In order to make the above objects, features and advantages of the present invention more obvious and understandable, the present invention will be described in further detail in conjunction with the accompanying drawings and specific embodiments.
参考图1,图1为本发明实施例提供的高压数字音频功放系统的一种结构示意图,其作用是将数字模块处理后的PWM信号转换成模拟信号,所述高压数字音频功放系统包括:第一子系统、第二子系统、第一反馈模块13、第二反馈模块17和电流源产生模块14;Referring to FIG. 1, FIG. 1 is a schematic structural diagram of a high-voltage digital audio power amplifier system according to an embodiment of the present invention. Its function is to convert a PWM signal processed by a digital module into an analog signal. The high-voltage digital audio power amplifier system includes: A subsystem, a second subsystem, a first feedback module 13, a second feedback module 17, and a current source generating module 14;
所述第一子系统包括:第一电流源模块11和第一功放环路12,所述第一电流源模块11的输出端与所述第一功放环路12的第一输入端Vip连接,所述第一 电流源模块11的输入端作为所述第一子系统的信号输入端,用于接收PWMP信号,所述第一功放环路12的输出端作为所述第一子系统的输出端VOP;The first subsystem includes: a first current source module 11 and a first power amplifier loop 12, the output end of the first current source module 11 is connected to the first input end Vip of the first power amplifier loop 12, The input terminal of the first current source module 11 is used as the signal input terminal of the first subsystem to receive the PWMP signal, and the output terminal of the first power amplifier loop 12 is used as the output terminal of the first subsystem VOP;
所述第二子系统包括:第二电流源模块15和第二功放环路16,所述第二电流源模块15的输出端与所述第二功放环路16的第一输入端Vin连接,所述第二电流源模块15的输入端作为所述第二子系统的信号输入端,用于接收PWMN信号,所述第二功放环路16的输出端作为所述第二子系统的输出端VON;The second subsystem includes: a second current source module 15 and a second power amplifier loop 16, the output terminal of the second current source module 15 is connected to the first input terminal Vin of the second power amplifier loop 16, The input terminal of the second current source module 15 is used as the signal input terminal of the second subsystem to receive the PWMN signal, and the output terminal of the second power amplifier loop 16 is used as the output terminal of the second subsystem VON;
所述第一反馈模块13的一端与所述第一功放环路12的第一输入端Vip连接,另一端与所述第一功放环路12的输出端连接;One end of the first feedback module 13 is connected to the first input end Vip of the first power amplifier loop 12, and the other end is connected to the output end of the first power amplifier loop 12;
所述第二反馈模块17的一端与所述第二功放环路16的第一输入端Vin连接,另一端与所述第二功放环路16的输出端连接;One end of the second feedback module 17 is connected to the first input terminal Vin of the second power amplifier loop 16, and the other end is connected to the output end of the second power amplifier loop 16;
所述电流源产生模块的第一端与所述第一功放环路的第一输入端连接,第二端与所述第二功放环路的第一输入端连接,第三端与电源供压端连接,第四端与电压输入端连接,第五端接地连接;The first end of the current source generating module is connected to the first input end of the first power amplifier loop, the second end is connected to the first input end of the second power amplifier loop, and the third end is connected to the power supply Terminal, the fourth terminal is connected to the voltage input terminal, and the fifth terminal is connected to ground;
其中,所述电流源产生模块用于为所述第一子系统和所述第二子系统提供电流,以提高所述高压数字音频功放系统的输出功率。Wherein, the current source generating module is used to provide current for the first subsystem and the second subsystem to increase the output power of the high-voltage digital audio power amplifier system.
通过上述描述可知,本发明提供的一种高压数字音频功放系统通过设置电流源产生模块,用于为所述第一子系统和所述第二子系统提供电流,以使所述高压数字音频功放系统工作在较高的电压范围,进而提高所述高压数字音频功放系统的输出功率。It can be known from the foregoing description that a high-voltage digital audio power amplifier system provided by the present invention is provided with a current source generating module for providing current to the first subsystem and the second subsystem, so that the high-voltage digital audio power amplifier The system works in a higher voltage range, thereby increasing the output power of the high-voltage digital audio power amplifier system.
进一步的,如图1所示,所述高压数字音频功放系统,还包括:共模电压产生模块18;Further, as shown in FIG. 1, the high-voltage digital audio power amplifier system further includes: a common-mode voltage generating module 18;
所述第一功放环路12的第二输入端和所述第二功放环路16的第二输入端均与所述共模电压产生模块18的输出端VREF连接。The second input terminal of the first power amplifier loop 12 and the second input terminal of the second power amplifier loop 16 are both connected to the output terminal VREF of the common mode voltage generating module 18.
在该实施例中,所述共模电压产生模块18用于产生共模电压信号,用于维持所述第一电流源模块11和所述第二电流源模块12的输出信号的稳定性。In this embodiment, the common-mode voltage generation module 18 is used to generate a common-mode voltage signal for maintaining the stability of the output signals of the first current source module 11 and the second current source module 12.
其中,所述共模电压产生模块18的输出端电压为所述电源供压端VDD的一半。Wherein, the output terminal voltage of the common mode voltage generating module 18 is half of the power supply voltage supply terminal VDD.
进一步的,参考图2,图2为本发明实施例提供的高压数字音频功放系统的另一结构示意图,所述第一电流源模块11包括第一电流源IDAC1、第二电流源IDAC2、开关A和开关B。Further, referring to FIG. 2, FIG. 2 is another schematic structural diagram of a high-voltage digital audio power amplifier system according to an embodiment of the present invention. The first current source module 11 includes a first current source IDAC1, a second current source IDAC2, and a switch A. And switch B.
第一电流源IDAC1的输入端与电源供压端VDD连接,第一电流源IDAC1的输出端与开关A的输入端连接,开关A的输出端与开关B的输入端连接,开关B的输出端通过第二电流源IDAC2接地连接,开关A和开关B的控制端作为所述第一电流源模块11的输入端,用于接收PWMP信号。The input terminal of the first current source IDAC1 is connected to the power supply voltage terminal VDD, the output terminal of the first current source IDAC1 is connected to the input terminal of the switch A, the output terminal of the switch A is connected to the input terminal of the switch B, and the output terminal of the switch B The second current source IDAC2 is connected to the ground, and the control terminals of the switch A and the switch B serve as input terminals of the first current source module 11 for receiving the PWMP signal.
进一步的,如图2所示,所述第一功放环路12包括第一运算放大器21、功放环路驱动模块23、第一电容C1、场效应管P1和场效应管N1;Further, as shown in FIG. 2, the first power amplifier loop 12 includes a first operational amplifier 21, a power amplifier loop drive module 23, a first capacitor C1, a field effect transistor P1, and a field effect transistor N1;
第一运算放大器21的反相输入端与所述第一电流源模块11的输出端连接,第一运算放大器21的同相输入端与共模电压产生模块18的输出端VREF连接,第一运算放大器21的输出端与所述功放环路驱动模块23的输入端连接,所述功放环路驱动模块23的第一输出端与所述场效应管P1的栅极连接,所述功放环路驱动模块23的第二输出端与所述场效应管N1的栅极连接。The inverting input terminal of the first operational amplifier 21 is connected to the output terminal of the first current source module 11, the non-inverting input terminal of the first operational amplifier 21 is connected to the output terminal VREF of the common-mode voltage generating module 18, and the first operational amplifier 21 Is connected to the input end of the power amplifier loop drive module 23, the first output end of the power amplifier loop drive module 23 is connected to the gate of the field effect transistor P1, and the power amplifier loop drive module 23 Is connected to the gate of the field effect transistor N1.
所述场效应管P1的源极与电压输入端PVDD连接,所述场效应管P1的漏极与所述场效应管N1的漏极连接,所述场效应管N1的源极接地连接,所述场效应管P1和所述场效应管N1的连接节点作为所述第一功放环路的输出端VOP。The source of the field effect transistor P1 is connected to the voltage input terminal PVDD, the drain of the field effect transistor P1 is connected to the drain of the field effect transistor N1, and the source of the field effect transistor N1 is grounded. The connection node of the field effect transistor P1 and the field effect transistor N1 serves as the output terminal VOP of the first power amplifier loop.
所述第一电容C1的第一端与所述第一运算放大器21的输出端连接,第二端与所述第一运算放大器21的反相输入端连接。The first terminal of the first capacitor C1 is connected to the output terminal of the first operational amplifier 21, and the second terminal is connected to the inverting input terminal of the first operational amplifier 21.
进一步的,如图2所示,所述第二电流源模块15包括第三电流源IDAC3、第四电流源IDAC4、开关C和开关D。Further, as shown in FIG. 2, the second current source module 15 includes a third current source IDAC3, a fourth current source IDAC4, a switch C, and a switch D.
第三电流源IDAC3的输入端与电源供压端VDD连接,第三电流源IDAC3的输出端与开关C的输入端连接,开关C的输出端与开关D的输入端连接,开关D的输出端通过第四电流源IDAC4接地连接,开关C和开关D的控制端作为所述第二电流源模块15的输入端,用于接收PWMN信号。The input terminal of the third current source IDAC3 is connected to the power supply voltage terminal VDD, the output terminal of the third current source IDAC3 is connected to the input terminal of the switch C, the output terminal of the switch C is connected to the input terminal of the switch D, and the output terminal of the switch D The fourth current source IDAC4 is connected to the ground, and the control terminals of the switch C and the switch D serve as input terminals of the second current source module 15 for receiving the PWMN signal.
进一步的,如图2所示,所述第二功放环路16包括第二运算放大器22、功放环路驱动模块24、第二电容C2、场效应管P2和场效应管N2;Further, as shown in FIG. 2, the second power amplifier loop 16 includes a second operational amplifier 22, a power amplifier loop drive module 24, a second capacitor C2, a field effect transistor P2, and a field effect transistor N2;
第二运算放大器22的反相输入端与所述第二电流源模块16的输出端连接,第二运算放大器22的同相输入端与共模电压产生模块18的输出端VREF连接,第二运算放大器22的输出端与所述功放环路驱动模块24的输入端连接,所述功放环路驱动模块24的第一输出端与所述场效应管P2的栅极连接,所述功放环路驱动模块24的第二输出端与所述场效应管N2的栅极连接。The inverting input terminal of the second operational amplifier 22 is connected to the output terminal of the second current source module 16, the non-inverting input terminal of the second operational amplifier 22 is connected to the output terminal VREF of the common mode voltage generating module 18, and the second operational amplifier 22 Is connected to the input end of the power amplifier loop drive module 24, the first output end of the power amplifier loop drive module 24 is connected to the gate of the field effect transistor P2, and the power amplifier loop drive module 24 Is connected to the gate of the field effect transistor N2.
所述场效应管P2的源极与电压输入端PVDD连接,所述场效应管P2的漏极与所述场效应管N2的漏极连接,所述场效应管N2的源极接地连接,所述场效应管P2和所述场效应管N2的连接节点作为所述第二功放环路的输出端VON。The source of the field effect transistor P2 is connected to the voltage input terminal PVDD, the drain of the field effect transistor P2 is connected to the drain of the field effect transistor N2, and the source of the field effect transistor N2 is grounded. The connection node of the field effect transistor P2 and the field effect transistor N2 serves as the output terminal VON of the second power amplifier loop.
所述第二电容C2的第一端与所述第二运算放大器22的输出端连接,第二端与所述第二运算放大器22的反相输入端连接。The first terminal of the second capacitor C2 is connected to the output terminal of the second operational amplifier 22, and the second terminal is connected to the inverting input terminal of the second operational amplifier 22.
进一步的,如图2所示,所述第一反馈模块13包括:第一电阻Rfb1;Further, as shown in FIG. 2, the first feedback module 13 includes: a first resistor Rfb1;
其中,所述第一电阻Rfb1的一端与所述第一功放环路12的第一输入端连接,另一端与所述第一功放环路12的输出端连接;Wherein, one end of the first resistor Rfb1 is connected to the first input end of the first power amplifier loop 12 and the other end is connected to the output end of the first power amplifier loop 12;
所述第二反馈模块16包括:第二电阻Rfb2;The second feedback module 16 includes: a second resistor Rfb2;
其中,所述第二电阻Rfb2的一端与所述第二功放环路16的第一输入端连接,另一端与所述第二功放环路16的输出端连接。Wherein, one end of the second resistor Rfb2 is connected to the first input end of the second power amplifier loop 16, and the other end is connected to the output end of the second power amplifier loop 16.
进一步的,参考图3,图3为本发明实施例提供的电流源产生模块的一种结构示意图,所述电流源产生模块14包括:第一场效应管M1、第二场效应管M2、第三场效应管M3、运算放大器31和第三电阻R3;Further, referring to FIG. 3, FIG. 3 is a schematic structural diagram of a current source generating module according to an embodiment of the present invention. The current source generating module 14 includes: a first field effect transistor M1, a second field effect transistor M2, and a Three field effect transistors M3, operational amplifier 31 and third resistor R3;
其中,所述运算放大器31的反相输入端与所述电源供压端VDD连接,所述运算放大器31的同相输入端与所述第三电阻R3的第一端连接,所述第三电阻R3的第二端与所述电压输入端PVDD连接;Wherein, the inverting input terminal of the operational amplifier 31 is connected to the power supply voltage terminal VDD, the non-inverting input terminal of the operational amplifier 31 is connected to the first terminal of the third resistor R3, and the third resistor R3 The second terminal of the is connected to the voltage input terminal PVDD;
所述第一场效应管M1的漏极与所述第三电阻R3的第一端连接;The drain of the first field effect transistor M1 is connected to the first end of the third resistor R3;
所述第二场效应管M2的漏极与所述第一功放环路12的第一输入端Vip连接;The drain of the second field effect transistor M2 is connected to the first input terminal Vip of the first power amplifier loop 12;
所述第三场效应管M3的漏极与所述第二功放环路16的第二输入端Vin连接;The drain of the third field effect transistor M3 is connected to the second input terminal Vin of the second power amplifier loop 16;
所述第一场效应管M1的栅极、所述第二场效应管M2的栅极和所述第三场效应管M3的栅极均与所述运算放大器31的输出端连接;The gate of the first field effect tube M1, the gate of the second field effect tube M2, and the gate of the third field effect tube M3 are all connected to the output terminal of the operational amplifier 31;
所述第一场效应管M1的源极、所述第二场效应管M2的源极和所述第三场效应管M3的源极均接地连接。The source of the first field effect tube M1, the source of the second field effect tube M2, and the source of the third field effect tube M3 are all grounded.
进一步的,所述第三电阻R3的阻值为所述第一电阻Rfb1的阻值的两倍。Further, the resistance of the third resistor R3 is twice the resistance of the first resistor Rfb1.
所述第一场效应管M1、所述第二场效应管M2和所述第三场效应管M3均为N型场效应管。The first field effect tube M1, the second field effect tube M2, and the third field effect tube M3 are all N-type field effect tubes.
所述第一场效应管M1、所述第二场效应管M2和所述第三场效应管M3的宽长比相同。The first MOSFET M1, the second MOSFET M2, and the third MOSFET M3 have the same width to length ratio.
进一步的,参考图4,图4为本发明实施例提供的共模电压产生模块的一种结构示意图,所述共模电压产生模块18包括:第四电阻R4、第五电阻R5、第六电阻R6和电容C;Further, referring to FIG. 4, FIG. 4 is a schematic structural diagram of a common-mode voltage generation module provided by an embodiment of the present invention. The common-mode voltage generation module 18 includes: a fourth resistor R4, a fifth resistor R5, and a sixth resistor R6 and capacitor C;
所述第四电阻R4的第一端与所述电源供压端PVDD连接,所述第四电阻R4的第二端与所述第五电阻R5的第一端连接,所述第五电阻R5的第二端接地连接;The first end of the fourth resistor R4 is connected to the power supply voltage terminal PVDD, the second end of the fourth resistor R4 is connected to the first end of the fifth resistor R5, and the fifth resistor R5 Ground connection at the second end;
所述第六电阻R6的第一端与所述第四电阻R4的第二端连接,所述第六电阻R6的第二端与所述电容C的第一端连接,所述电容C的第二端接地连接;The first end of the sixth resistor R6 is connected to the second end of the fourth resistor R4, the second end of the sixth resistor R6 is connected to the first end of the capacitor C, and the first end of the capacitor C Two-terminal ground connection;
所述第六电阻R6和所述电容C的连接节点作为所述共模电压产生模块18的输出端VREF。The connection node of the sixth resistor R6 and the capacitor C serves as the output terminal VREF of the common-mode voltage generating module 18.
进一步的,所述第四电阻R4的阻值和所述第五电阻R5的阻值相同。Further, the resistance of the fourth resistor R4 is the same as the resistance of the fifth resistor R5.
基于上述提供的高压数字音频功放系统,当所述共模电压产生模块18的 输出端电压VREF为所述电源供压端VDD的一半时,所述高压数字音频功放系统才可以正常工作。Based on the high-voltage digital audio power amplifier system provided above, the high-voltage digital audio power amplifier system can only work normally when the output terminal voltage VREF of the common-mode voltage generation module 18 is half of the power supply voltage terminal VDD.
由于第一子系统和第二子系统的工作原理相同,因此下面以第一子系统的工作原理进行阐述说明。Since the working principles of the first subsystem and the second subsystem are the same, the following describes and explains the working principles of the first subsystem.
当VOP=“1”时,第一子系统的输出端VOP通过第一电阻Rfb1和电流源产生模块14给第一电容C1充电,其充电的电流标记为I Rfb1_aWhen VOP="1", the output VOP of the first subsystem charges the first capacitor C1 through the first resistor Rfb1 and the current source generating module 14, and the charging current is marked as I Rfb1_a ;
当VOP=“0”时,第一子系统的输出端VOP通过第一电阻Rfb1和电流源产生模块14给第一电容C1放电,其放电的电流标记为I Rfb1_bWhen VOP="0", the output VOP of the first subsystem discharges the first capacitor C1 through the first resistor Rfb1 and the current source generating module 14, and the discharged current is marked as I Rfb1_b ;
由于在高压数字音频功放系统正常工作的情况下,I Rfb1_a=I Rfb1_b,且标记为I Rfb1Because in the case where the high-voltage digital audio power amplifier system works normally, I Rfb1_a = I Rfb1_b and it is marked as I Rfb1 .
即,I Rfb1_a=I Rfb1_b=I Rfb1 That is, I Rfb1_a = I Rfb1_b = I Rfb1
其中,I Rfb1表示第一子系统的输出端VOP通过第一电阻Rfb1和电流源产生模块14给第一电容C1充电或放电的电流值。 Where, I Rfb1 represents the current value at which the output terminal VOP of the first subsystem charges or discharges the first capacitor C1 through the first resistor Rfb1 and the current source generating module 14.
由于所述共模电压产生模块18的输出端电压VREF为所述电压供压端VDD的一半,因此会得出:Since the output terminal voltage VREF of the common-mode voltage generating module 18 is half of the voltage supply terminal VDD, it will be obtained as follows:
Figure PCTCN2019127315-appb-000001
Figure PCTCN2019127315-appb-000001
参考图2和图3可知,
Figure PCTCN2019127315-appb-000002
It can be seen with reference to FIGS. 2 and 3 that
Figure PCTCN2019127315-appb-000002
Figure PCTCN2019127315-appb-000003
Figure PCTCN2019127315-appb-000003
进而可得,
Figure PCTCN2019127315-appb-000004
Further available,
Figure PCTCN2019127315-appb-000004
其中,I SNK1表示电流源产生模块14为第一子系统提供的电流值。 Wherein, I SNK1 represents the current value provided by the current source generating module 14 for the first subsystem.
进而可得,
Figure PCTCN2019127315-appb-000005
Further available,
Figure PCTCN2019127315-appb-000005
进而可得,
Figure PCTCN2019127315-appb-000006
Further available,
Figure PCTCN2019127315-appb-000006
如图3所示,由于所述第三电阻R3的阻值为所述第一电阻Rfb1的阻值的两倍,且所述第一场效应管M1、所述第二场效应管M2和所述第三场效应管M3的宽长比相同。As shown in FIG. 3, since the resistance of the third resistor R3 is twice the resistance of the first resistor Rfb1, and the first field effect transistor M1, the second field effect transistor M2 and all The aspect ratio of the third field effect tube M3 is the same.
因此可得出,
Figure PCTCN2019127315-appb-000007
So it can be concluded that
Figure PCTCN2019127315-appb-000007
其中,I SNK2表示电流源产生模块14为第二子系统提供的电流值。 Wherein, I SNK2 represents the current value provided by the current source generating module 14 for the second subsystem.
并且,通过分析输入占空比和输出信号之间的关系,可以发现,参考图5,图5为本发明实施例提供的第一电容充放电的一种波形示意图,第一电容C1在一个PWMP周期内的充放电分为4个阶段。Furthermore, by analyzing the relationship between the input duty cycle and the output signal, it can be found that, referring to FIG. 5, FIG. 5 is a schematic diagram of a waveform of charging and discharging of a first capacitor provided by an embodiment of the present invention. The first capacitor C1 is in a PWMP The charge and discharge in the cycle is divided into 4 stages.
在T1阶段:PWMP=“1”,为高电平,VOP=“1”,为高电平,第一电流源IDAC1给第一电容C1充电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源产生模块14给第一电容C1充电,此时第一电容C1的电流为:At the T1 stage: PWMP="1", high level, VOP="1", high level, the first current source IDAC1 charges the first capacitor C1, and the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source generating module 14 charge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T1=I DAC+I Rfb1 I C1_T1 = I DAC +I Rfb1
在T2阶段:PWMP=“1”,为高电平,VOP=“0”,为低电平,第一电流源IDAC1给第一电容C1充电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源产生模块14给第一电容C1放电,此时第一电容C1的电流为:In the T2 phase: PWMP="1", high level, VOP="0", low level, the first current source IDAC1 charges the first capacitor C1, the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source generating module 14 discharge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T2=I DAC-I Rfb1 I C1_T2 =I DAC -I Rfb1
在T3阶段:PWMP=“0”,为低电平,VOP=“0”,为低电平,第二电流源IDAC2给第一电容C1放电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源产生模块14给第一电容C1放电,此时第一电容C1的电流为:In the T3 stage: PWMP="0", low level, VOP="0", low level, the second current source IDAC2 discharges the first capacitor C1, and the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source generating module 14 discharge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T3=-I DAC-I Rfb1 I C1_T3 = -I DAC -I Rfb1
在T4阶段:PWMP=“0”,为低电平,VOP=“1”,为高电平,第二电流源IDAC2给第一电容C1放电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源产生模块14给第一电容C1充电,此时第一电容C1的电流为:At the T4 stage: PWMP="0", low level, VOP="1", high level, the second current source IDAC2 discharges the first capacitor C1, the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source generating module 14 charge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T4=-I DAC+I Rfb1 I C1_T4 = -I DAC +I Rfb1
由于第一子系统在正常工作过程中,第一电容C1的充放电平衡,即,Since the first subsystem is in normal operation, the charge and discharge of the first capacitor C1 are balanced, that is,
I C1_T1×t1+I C1_T2×t2=-I C1_T3×t3-I C1_T4×t4 I C1_T1 ×t1+I C1_T2 ×t2=-I C1_T3 ×t3-I C1_T4 ×t4
其中,t1、t2、t3、t4分别为处于每个阶段的时间,I DAC为第一电流源IDAC1和第二电流源IDAC2的电流。 Wherein, t1, t2, t3, and t4 are the time in each stage, and I DAC is the current of the first current source IDAC1 and the second current source IDAC2.
通过整理上述公式可得,By sorting out the above formula,
I DAC×(t1+t2)-I DAC×(t3+t4)=I Rfb1×(t2+t3)-I Rfb1×(t1+t4) I DAC ×(t1+t2)-I DAC ×(t3+t4)=I Rfb1 ×(t2+t3)-I Rfb1 ×(t1+t4)
其中,t1+t2=D IN×T,t3+t4=(1-D IN)×T,t1+t4=D OUT×T,t2+t3=(1-D OUT)×T Among them, t1+t2=D IN ×T, t3+t4=(1-D IN )×T, t1+t4=D OUT ×T, t2+t3=(1-D OUT )×T
其中,D IN为PWMP的占空比,D OUT为VOP的占空比,T为PWMP和VOP的周期。 Among them, D IN is the duty cycle of PWMP, D OUT is the duty cycle of VOP, T is the cycle of PWMP and VOP.
整理可得,Tidy up,
Figure PCTCN2019127315-appb-000008
Figure PCTCN2019127315-appb-000008
由此可知,From this,
Figure PCTCN2019127315-appb-000009
Figure PCTCN2019127315-appb-000009
那么第一子系统的输出电压VOP为:Then the output voltage VOP of the first subsystem is:
VOP=D OUT×PVDD VOP=D OUT ×PVDD
即,which is,
Figure PCTCN2019127315-appb-000010
Figure PCTCN2019127315-appb-000010
通过上述公式可知,VOP是一个以
Figure PCTCN2019127315-appb-000011
为共模点,50%输入占空比D IN为中心的信号。
According to the above formula, VOP is a
Figure PCTCN2019127315-appb-000011
For the common mode point, the 50% input signal with the duty cycle D IN as the center.
同理可知第二子系统的输出电压VON,在此不再阐述。Similarly, the output voltage VON of the second subsystem can be known, and will not be described here.
那么,数字音频功放系统的总输出电压V OUT为, Then, the total output voltage V OUT of the digital audio power amplifier system is,
V OUT=VOP-VON V OUT = VOP-VON
即,which is,
V OUT=2×Rfb1×I DAC(2×D IN-1) V OUT = 2×Rfb1×I DAC (2×D IN -1)
由此可知,该高压数字音频功放系统的增益为2×Rfb1×I DACIt can be seen that the gain of the high-voltage digital audio power amplifier system is 2×Rfb1×I DAC .
通过上述描述可知,本发明提供的一种高压数字音频功放系统通过设置电 流源产生模块,用于为所述第一子系统和所述第二子系统提供电流,以使所述高压数字音频功放系统工作在较高的电压范围,进而提高所述高压数字音频功放系统的输出功率,以增强喇叭的响度。It can be known from the above description that a high-voltage digital audio power amplifier system provided by the present invention is provided with a current source generating module for providing current to the first subsystem and the second subsystem, so that the high-voltage digital audio power amplifier The system works in a higher voltage range, thereby increasing the output power of the high-voltage digital audio power amplifier system to enhance the loudness of the speaker.
进一步的,参考图6,图6为本发明实施例提供的高压数字音频功放系统的又一结构示意图,和图1、图2所示实施例不同,所述电流源产生模块14的第六端用于接收控制信号SW;Further, referring to FIG. 6, FIG. 6 is another schematic structural diagram of a high-voltage digital audio power amplifier system provided by an embodiment of the present invention. Unlike the embodiments shown in FIGS. 1 and 2, the sixth end of the current source generating module 14 Used to receive the control signal SW;
所述控制信号SW用于控制所述电流源产生模块14处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配。The control signal SW is used to control the current source generating module 14 to be in different working states, so as to match the resistances of the first subsystem and the second subsystem.
其中,所述控制信号SW、所述PWMP信号和所述PWMN信号的周期相同。Wherein, the control signal SW, the PWMP signal and the PWMN signal have the same period.
在该实施例中,该电流源产生模块14首先用于为所述第一子系统和所述第二子系统提供电流,以提高所述高压数字音频功放系统的输出功率,以使所述高压数字音频功放系统工作在较高的电压范围,进而提高所述高压数字音频功放系统的输出功率,其次通过设置第六端,用于接收控制信号,控制所述电流源调节模块处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配,进而提高所述数字音频功放系统的电源抑制比,以消除喇叭上的杂音。In this embodiment, the current source generating module 14 is first used to provide current for the first subsystem and the second subsystem to increase the output power of the high-voltage digital audio power amplifier system, so that the high-voltage The digital audio power amplifier system works in a higher voltage range, thereby increasing the output power of the high-voltage digital audio power amplifier system, and secondly by setting a sixth terminal for receiving a control signal to control the current source adjustment module to be in a different working state To match the resistances of the first subsystem and the second subsystem, thereby improving the power supply rejection ratio of the digital audio power amplifier system to eliminate noise on the speakers.
进一步的,参考图7,图7为本发明实施例提供的电流源产生模块的另一结构示意图。Further, referring to FIG. 7, FIG. 7 is another schematic structural diagram of a current source generating module according to an embodiment of the present invention.
所述电流源产生模块14还包括:第四场效应管M4、第五场效应管M5、第六场效应管M6和第七场效应管M7;The current source generating module 14 further includes: a fourth field effect tube M4, a fifth field effect tube M5, a sixth field effect tube M6, and a seventh field effect tube M7;
其中,所述第四场效应管M4和所述第五场效应管M5的源极分别与所述第二场效应管M2的漏极连接;The source electrodes of the fourth field effect transistor M4 and the fifth field effect transistor M5 are respectively connected to the drain electrodes of the second field effect transistor M2;
所述第六场效应管M6和所述第七场效应管M7的源极分别与所述第三场效应管M3的漏极连接;Sources of the sixth MOSFET M6 and the seventh MOSFET M7 are respectively connected to the drains of the third MOSFET M3;
所述第四场效应管M4的漏极和所述第七场效应管M7的漏极分别与所述第一功放环路的第一输入端Vip连接;The drain of the fourth field effect tube M4 and the drain of the seventh field effect tube M7 are respectively connected to the first input terminal Vip of the first power amplifier loop;
所述第五场效应管M5的漏极和所述第六场效应管M6的漏极分别与所述第二功放环路的第一输入端Vin连接;The drain of the fifth field effect transistor M5 and the drain of the sixth field effect transistor M6 are respectively connected to the first input terminal Vin of the second power amplifier loop;
所述第四场效应管M4、所述第五场效应管M5、第六场效应管M6和所述第七场效应管M7的栅极均接收所述控制信号。The gates of the fourth field effect transistor M4, the fifth field effect transistor M5, the sixth field effect transistor M6, and the seventh field effect transistor M7 all receive the control signal.
在该实施例中,所述控制信号SW包括第一控制信号SW1和第二控制信号SW2;In this embodiment, the control signal SW includes a first control signal SW1 and a second control signal SW2;
设定所述第四场效应管M4的栅极和所述第六场效应管M6的栅极用于接收所述第一控制信号SW1;所述第五场效应管M5的栅极和所述第七场效应管M6的栅极用于接收所述第二控制信号SW2;Setting the gate of the fourth field effect transistor M4 and the gate of the sixth field effect transistor M6 to receive the first control signal SW1; the gate of the fifth field effect transistor M5 and the The grid of the seventh field effect transistor M6 is used to receive the second control signal SW2;
当所述第一控制信号SW1为高电平时,所述第二控制信号SW2为低电平;当所述第一控制信号SW1为低电平时,所述第二控制信号SW2为高电平。When the first control signal SW1 is high, the second control signal SW2 is low; when the first control signal SW1 is low, the second control signal SW2 is high.
也就是说,当所述第四场效应管M4和所述第六场效应管M6处于导通状态时,所述第五场效应管M5和所述第七场效应管M7处于关闭状态;That is, when the fourth field effect transistor M4 and the sixth field effect transistor M6 are in the on state, the fifth field effect transistor M5 and the seventh field effect tube M7 are in the off state;
当所述第五场效应管M5和所述第七场效应管M7处于导通状态时,所述第四场效应管M4和所述第六场效应管M6处于关闭状态。When the fifth field effect transistor M5 and the seventh field effect transistor M7 are in an on state, the fourth field effect transistor M4 and the sixth field effect tube M6 are in an off state.
基于上述实施例,所述第一场效应管M1、所述第二场效应管M2和所述第三场效应管M3的宽长比相同,因此,第二场效应管的电流I _M2和第三场效应管的电流I _M3相同。 Based on the above embodiment, the first MOSFET M1, the second MOSFET M2, and the third MOSFET M3 have the same width-to-length ratio. Therefore, the current I_M2 and the second The current I _M3 of the three field effect transistors is the same.
若不设置第四场效应管M4、第五场效应管M5、第六场效应管M6和第七场效应管M7时,所述第二场效应管M2从第一功放环路12的第一输入端Vip抽取或灌入电流,第三场效应管M3从第二功放环路16的第一输入端Vin抽取或灌入电流。If the fourth field effect transistor M4, the fifth field effect transistor M5, the sixth field effect transistor M6, and the seventh field effect transistor M7 are not provided, the second field effect transistor M2 starts from the first of the first power amplifier loop 12 The input terminal Vip draws or sinks current, and the third field effect transistor M3 draws or sinks current from the first input terminal Vin of the second power amplifier loop 16.
下面以第二场效应管M2抽取电流为例进行说明。The following uses the current drawn by the second FET M2 as an example for description.
即,当VOP=“1”时,第一子系统的输出端VOP通过第一电阻Rfb1和电流源调节模块14给第一电容C1充电,其充电的电流标记为I Rfb1_1That is, when VOP="1", the output terminal VOP of the first subsystem charges the first capacitor C1 through the first resistor Rfb1 and the current source adjustment module 14, and the charged current is marked as I Rfb1_1 ;
通过图6和图7可知,As can be seen from Figures 6 and 7,
Figure PCTCN2019127315-appb-000012
Figure PCTCN2019127315-appb-000012
其中,I SNK1表示电流源调节模块14从第一功放环路12的第一输入端Vip抽取的电流。 Where, I SNK1 represents the current drawn by the current source adjustment module 14 from the first input terminal Vip of the first power amplifier loop 12.
进一步的,由于所述共模电压产生模块18的输出端电压VREF为所述电压供压端VDD的一半,因此会得出:Further, since the output terminal voltage VREF of the common-mode voltage generating module 18 is half of the voltage supply terminal VDD, it will be obtained as follows:
Figure PCTCN2019127315-appb-000013
Figure PCTCN2019127315-appb-000013
进而可得,Further available,
Figure PCTCN2019127315-appb-000014
Figure PCTCN2019127315-appb-000014
但是,在实际制作过程中,第二场效应管M2和第三场效应管M3不可避免的会因为制造工艺而存在偏差,也就导致第二场效应管M2的电流I _M2和第三场效应管M3的电流I _M3不完全相同,那么通过第二场效应管M2的通路从第一功放环路12抽取的电流和通过第三场效应管M3的通路从第二功放环路16抽取的电流并不相同,进而使得第一子系统和第二子系统的增益不一致,造成对电源波动干扰等抑制能力变差,即高压数字音频功放系统的电源抑制比PSRR性能下降。 However, in the actual manufacturing process, the second field effect transistor M2 and the third field effect transistor M3 inevitably have deviations due to the manufacturing process, which leads to the current I _M2 of the second field effect transistor M2 and the third field effect The current I _M3 of the tube M3 is not exactly the same, then the current drawn from the first power amplifier loop 12 through the path of the second field effect tube M2 and the current drawn from the second power amplifier loop 16 through the path of the third field effect tube M3 It is not the same, which in turn makes the gains of the first and second subsystems inconsistent, resulting in poor suppression of power supply fluctuations and interference, that is, the power supply suppression of the high-voltage digital audio power amplifier system is lower than the PSRR performance.
其中,由于所述第三电阻R3的阻值为所述第一电阻Rfb1的阻值的两倍,即,Wherein, since the resistance of the third resistor R3 is twice the resistance of the first resistor Rfb1, that is,
R3=2Rfb1R3=2Rfb1
进一步的,通过图7所示的电路图可知,Further, it can be seen from the circuit diagram shown in FIG. 7,
Figure PCTCN2019127315-appb-000015
Figure PCTCN2019127315-appb-000015
Figure PCTCN2019127315-appb-000016
Figure PCTCN2019127315-appb-000016
其中,
Figure PCTCN2019127315-appb-000017
表示第二场效应管的误差因子,
Figure PCTCN2019127315-appb-000018
表示第三场效应管的误差因子。
among them,
Figure PCTCN2019127315-appb-000017
Represents the error factor of the second FET,
Figure PCTCN2019127315-appb-000018
Represents the error factor of the third FET.
为了解决上述问题,本发明实施例提供的电流源调节模块14通过在不同的 PWM周期内切换使用第二场效应管M2和第三场效应管M3。In order to solve the above problem, the current source adjustment module 14 provided by the embodiment of the present invention switches to use the second field effect transistor M2 and the third field effect transistor M3 in different PWM cycles.
例如,当所述第一控制信号SW1为高电平,所述第二控制信号SW2为低电平时,所述第二场效应管M2通过所述第四场效应管M4连接到所述第一功放环路12的第一输入端Vip,所述第三场效应管M3通过所述第六场效应管M6连接到所述第二功放环路16的第一输入端Vin;For example, when the first control signal SW1 is high and the second control signal SW2 is low, the second field effect transistor M2 is connected to the first field effect transistor M4 The first input terminal Vip of the power amplifier loop 12, the third field effect transistor M3 is connected to the first input terminal Vin of the second power amplifier loop 16 through the sixth field effect transistor M6;
当所述第一控制信号SW1为低电平,所述第二控制信号SW2为高电平时,所述第二场效应管M2通过所述第五场效应管M5连接到所述第二功放环路16的第一输入端Vin,所述第三场效应管M3通过所述第七场效应管M7连接到所述第一功放环路12的第一输入端Vip。When the first control signal SW1 is low and the second control signal SW2 is high, the second field effect transistor M2 is connected to the second power amplifier ring through the fifth field effect transistor M5 The first input terminal Vin of the circuit 16, the third field effect transistor M3 is connected to the first input terminal Vip of the first power amplifier loop 12 through the seventh field effect transistor M7.
也就是说,所述电流源调节模块14从第一功放环路12的第一输入端Vip和第二功放环路16的第一输入端Vin抽取的电流
Figure PCTCN2019127315-appb-000019
和I SNK2均为
Figure PCTCN2019127315-appb-000020
进而使电流相同,解决了制造工艺失配等非理性因素导致的PSRR性能降低的问题。
In other words, the current drawn by the current source adjustment module 14 from the first input terminal Vip of the first power amplifier loop 12 and the first input terminal Vin of the second power amplifier loop 16
Figure PCTCN2019127315-appb-000019
And I SNK2
Figure PCTCN2019127315-appb-000020
In turn, the current is the same, which solves the problem of PSRR performance degradation caused by irrational factors such as manufacturing process mismatch.
其中,among them,
Figure PCTCN2019127315-appb-000021
Figure PCTCN2019127315-appb-000021
由于第一子系统的输出端VOP通过第一电阻Rfb1和电流源调节模块给第一电容C1充电和放电的电流值相等,标定为I Rfb1,因此可知, Since the output terminal VOP of the first subsystem charges the first capacitor C1 through the first resistor Rfb1 and the current source adjustment module, the current value is equal, and the calibration is I Rfb1 , so we can know that
Figure PCTCN2019127315-appb-000022
Figure PCTCN2019127315-appb-000022
整理可得,Tidy up,
Figure PCTCN2019127315-appb-000023
Figure PCTCN2019127315-appb-000023
并且,通过分析输入占空比和输出信号之间的关系,可以发现,第一电容C1在一个PWMP周期内的充放电分为4个阶段,如图5所示。Furthermore, by analyzing the relationship between the input duty cycle and the output signal, it can be found that the charging and discharging of the first capacitor C1 in one PWMP cycle is divided into four stages, as shown in FIG. 5.
在T1阶段:PWMP=“1”,为高电平,VOP=“1”,为高电平,第一电流 源IDAC1给第一电容C1充电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源调节模块14给第一电容C1充电,此时第一电容C1的电流为:At the T1 stage: PWMP="1", high level, VOP="1", high level, the first current source IDAC1 charges the first capacitor C1, and the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source adjustment module 14 charge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T1=I DAC+I Rfb1 I C1_T1 = I DAC +I Rfb1
在T2阶段:PWMP=“1”,为高电平,VOP=“0”,为低电平,第一电流源IDAC1给第一电容C1充电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源调节模块14给第一电容C1放电,此时第一电容C1的电流为:At the T2 stage: PWMP="1", high level, VOP="0", low level, the first current source IDAC1 charges the first capacitor C1, and the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source adjustment module 14 discharge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T2=I DAC-I Rfb1 I C1_T2 =I DAC -I Rfb1
在T3阶段:PWMP=“0”,为低电平,VOP=“0”,为低电平,第二电流源IDAC2给第一电容C1放电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源调节模块14给第一电容C1放电,此时第一电容C1的电流为:In the T3 stage: PWMP="0", low level, VOP="0", low level, the second current source IDAC2 discharges the first capacitor C1, and the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source adjustment module 14 discharge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T3=-I DAC-I Rfb1 I C1_T3 = -I DAC -I Rfb1
在T4阶段:PWMP=“0”,为低电平,VOP=“1”,为高电平,第二电流源IDAC2给第一电容C1放电,第一子系统的输出端VOP通过第一电阻Rfb1和所述电流源调节模块14给第一电容C1充电,此时第一电容C1的电流为:At the T4 stage: PWMP="0", low level, VOP="1", high level, the second current source IDAC2 discharges the first capacitor C1, the output terminal VOP of the first subsystem passes through the first resistor Rfb1 and the current source adjustment module 14 charge the first capacitor C1. At this time, the current of the first capacitor C1 is:
I C1_T4=-I DAC+I Rfb1 I C1_T4 = -I DAC +I Rfb1
由于第一子系统在正常工作过程中,第一电容C1的充放电平衡,即,Since the first subsystem is in normal operation, the charge and discharge of the first capacitor C1 are balanced, that is,
I C1_T1×t1+I C1_T2×t2=-I C1_T3×t3-I C1_T4×t4 I C1_T1 ×t1+I C1_T2 ×t2=-I C1_T3 ×t3-I C1_T4 ×t4
其中,t1、t2、t3、t4分别为处于每个阶段的时间,I DAC为第一电流源IDAC1和第二电流源IDAC2的电流。 Wherein, t1, t2, t3, and t4 are the time in each stage, and I DAC is the current of the first current source IDAC1 and the second current source IDAC2.
通过整理上述公式可得,By sorting out the above formula,
I DAC×(t1+t2)-I DAC×(t3+t4)=I Rfb1×(t2+t3)-I Rfb1×(t1+t4) I DAC ×(t1+t2)-I DAC ×(t3+t4)=I Rfb1 ×(t2+t3)-I Rfb1 ×(t1+t4)
其中,t1+t2=D IN×T,t3+t4=(1-D IN)×T,t1+t4=D OUT×T,t2+t3=(1-D OUT)×T。 Among them, t1+t2=D IN ×T, t3+t4=(1-D IN )×T, t1+t4=D OUT ×T, t2+t3=(1-D OUT )×T.
其中,D IN为PWMP的占空比,D OUT为VOP的占空比,T为PWMP和VOP的周期。 Among them, D IN is the duty cycle of PWMP, D OUT is the duty cycle of VOP, T is the cycle of PWMP and VOP.
整理可得,Tidy up,
Figure PCTCN2019127315-appb-000024
Figure PCTCN2019127315-appb-000024
由此可知,From this,
Figure PCTCN2019127315-appb-000025
Figure PCTCN2019127315-appb-000025
那么第一子系统的输出电压VOP为:Then the output voltage VOP of the first subsystem is:
VOP=D OUT×PVDD VOP=D OUT ×PVDD
即,which is,
Figure PCTCN2019127315-appb-000026
Figure PCTCN2019127315-appb-000026
通过上述公式可知,VOP是一个以
Figure PCTCN2019127315-appb-000027
为共模点,50%输入占空比D IN为中心的信号。
According to the above formula, VOP is a
Figure PCTCN2019127315-appb-000027
For the common mode point, the 50% input signal with the duty cycle D IN as the center.
同理可知第二子系统的输出电压VON,在此不再赘述。Similarly, the output voltage VON of the second subsystem can be known, which will not be repeated here.
那么,数字音频功放系统的总输出电压V OUT为, Then, the total output voltage V OUT of the digital audio power amplifier system is,
V OUT=VOP-VON V OUT = VOP-VON
即,which is,
Figure PCTCN2019127315-appb-000028
Figure PCTCN2019127315-appb-000028
由此可知,该高压数字音频功放系统的增益为
Figure PCTCN2019127315-appb-000029
It can be seen that the gain of the high-voltage digital audio power amplifier system is
Figure PCTCN2019127315-appb-000029
通过上述描述可知,本发明提供的一种高压数字音频功放系统通过设置电流源调节模块,首先用于为所述第一子系统和所述第二子系统提供电流,以提高所述高压数字音频功放系统的输出功率,以使所述高压数字音频功放系统工作在较高的电压范围,进而提高所述高压数字音频功放系统的输出功率。It can be known from the above description that a high-voltage digital audio power amplifier system provided by the present invention is first used to provide current for the first subsystem and the second subsystem by setting a current source adjustment module to improve the high-voltage digital audio The output power of the power amplifier system, so that the high-voltage digital audio power amplifier system works in a higher voltage range, thereby increasing the output power of the high-voltage digital audio power amplifier system.
其次通过接收所述控制信号,用于控制所述电流源调节模块处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配,使第一子系统和 第二子系统的增益相等,进而提高所述数字音频功放系统的电源抑制比,以消除喇叭上的杂音。Secondly, by receiving the control signal, it is used to control the current source adjustment module to be in different working states, so as to match the resistance of the first subsystem and the second subsystem, so that the first subsystem and the second subsystem The gains of the subsystems are equal, thereby improving the power supply rejection ratio of the digital audio power amplifier system to eliminate noise on the speakers.
以上对本发明所提供的一种高压数字音频功放系统进行了详细介绍,本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的方法及其核心思想;同时,对于本领域的一般技术人员,依据本发明的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本发明的限制。The high-voltage digital audio power amplifier system provided by the present invention has been described in detail above. Specific examples are used to explain the principles and implementations of the present invention. The descriptions of the above embodiments are only used to help understand the method of the present invention. At the same time, for those of ordinary skill in the art, according to the idea of the present invention, there will be changes in the specific implementation and scope of application. In summary, the content of this specification should not be understood as a limits.
需要说明的是,本说明书中的各个实施例均采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似的部分互相参见即可。对于实施例公开的装置而言,由于其与实施例公开的方法相对应,所以描述的比较简单,相关之处参见方法部分说明即可。It should be noted that the embodiments in this specification are described in a progressive manner. Each embodiment focuses on the differences from other embodiments. The same and similar parts between the embodiments refer to each other. can. For the device disclosed in the embodiment, since it corresponds to the method disclosed in the embodiment, the description is relatively simple, and the relevant part can be referred to the description in the method part.
还需要说明的是,在本文中,诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来,而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且,术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含,从而使得包括一系列要素的过程、方法、物品或者设备所固有的要素,或者是还包括为这些过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下,由语句“包括一个……”限定的要素,并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。It should also be noted that in this article, relational terms such as first and second are used only to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply these entities or operations There is any such actual relationship or order. Moreover, the terms "include", "include" or any other variants thereof are intended to cover non-exclusive inclusion, so that the elements inherent to a process, method, article, or device that include a series of elements, or are also included for these processes , Methods, articles or equipment inherent elements. Without more restrictions, the element defined by the sentence "include one..." does not exclude that there are other identical elements in the process, method, article or equipment that includes the element.
对所公开的实施例的上述说明,使本领域专业技术人员能够实现或使用本发明。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的,本文中所定义的一般原理可以在不脱离本发明的精神或范围的情况下,在其它实施例中实现。因此,本发明将不会被限制于本文所示的这些实施例,而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。The above description of the disclosed embodiments enables those skilled in the art to implement or use the present invention. Various modifications to these embodiments will be apparent to those skilled in the art, and the general principles defined herein can be implemented in other embodiments without departing from the spirit or scope of the present invention. Therefore, the present invention will not be limited to the embodiments shown herein, but should conform to the widest scope consistent with the principles and novel features disclosed herein.

Claims (13)

  1. 一种高压数字音频功放系统,其特征在于,包括:第一子系统、第二子系统、第一反馈模块、第二反馈模块和电流源产生模块;A high-voltage digital audio power amplifier system is characterized by comprising: a first subsystem, a second subsystem, a first feedback module, a second feedback module and a current source generating module;
    所述第一子系统包括:第一电流源模块和第一功放环路,所述第一电流源模块的输出端与所述第一功放环路的第一输入端连接,所述第一电流源模块的输入端作为所述第一子系统的信号输入端,用于接收PWMP信号,所述第一功放环路的输出端作为所述第一子系统的输出端;The first subsystem includes: a first current source module and a first power amplifier loop, the output end of the first current source module is connected to the first input end of the first power amplifier loop, the first current The input terminal of the source module is used as the signal input terminal of the first subsystem to receive the PWMP signal, and the output terminal of the first power amplifier loop is used as the output terminal of the first subsystem;
    所述第二子系统包括:第二电流源模块和第二功放环路,所述第二电流源模块的输出端与所述第二功放环路的第一输入端连接,所述第二电流源模块的输入端作为所述第二子系统的信号输入端,用于接收PWMN信号,所述第二功放环路的输出端作为所述第二子系统的输出端;The second subsystem includes: a second current source module and a second power amplifier loop, the output end of the second current source module is connected to the first input end of the second power amplifier loop, the second current The input terminal of the source module is used as the signal input terminal of the second subsystem to receive the PWMN signal, and the output terminal of the second power amplifier loop is used as the output terminal of the second subsystem;
    所述第一反馈模块的一端与所述第一功放环路的第一输入端连接,另一端与所述第一功放环路的输出端连接;One end of the first feedback module is connected to the first input end of the first power amplifier loop, and the other end is connected to the output end of the first power amplifier loop;
    所述第二反馈模块的一端与所述第二功放环路的第一输入端连接,另一端与所述第二功放环路的输出端连接;One end of the second feedback module is connected to the first input end of the second power amplifier loop, and the other end is connected to the output end of the second power amplifier loop;
    所述电流源产生模块的第一端与所述第一功放环路的第一输入端连接,第二端与所述第二功放环路的第一输入端连接,第三端与电源供压端连接,第四端与电压输入端连接,第五端接地连接;The first end of the current source generating module is connected to the first input end of the first power amplifier loop, the second end is connected to the first input end of the second power amplifier loop, and the third end is connected to the power supply Terminal, the fourth terminal is connected to the voltage input terminal, and the fifth terminal is connected to ground;
    其中,所述电流源产生模块用于为所述第一子系统和所述第二子系统提供电流,以提高所述高压数字音频功放系统的输出功率。Wherein, the current source generating module is used to provide current for the first subsystem and the second subsystem to increase the output power of the high-voltage digital audio power amplifier system.
  2. 根据权利要求1所述的高压数字音频功放系统,其特征在于,所述第一反馈模块包括:第一电阻;The high-voltage digital audio power amplifier system according to claim 1, wherein the first feedback module comprises: a first resistor;
    其中,所述第一电阻的一端与所述第一功放环路的第一输入端连接,另一端与所述第一功放环路的输出端连接;Wherein, one end of the first resistor is connected to the first input end of the first power amplifier loop, and the other end is connected to the output end of the first power amplifier loop;
    所述第二反馈模块包括:第二电阻;The second feedback module includes: a second resistor;
    其中,所述第二电阻的一端与所述第二功放环路的第一输入端连接,另一端与所述第二功放环路的输出端连接。Wherein, one end of the second resistor is connected to the first input end of the second power amplifier loop, and the other end is connected to the output end of the second power amplifier loop.
  3. 根据权利要求2所述的高压数字音频功放系统,其特征在于,所述电 流源产生模块包括:第一场效应管、第二场效应管、第三场效应管、运算放大器和第三电阻;The high-voltage digital audio power amplifier system according to claim 2, wherein the current source generating module includes: a first field effect tube, a second field effect tube, a third field effect tube, an operational amplifier, and a third resistor;
    其中,所述运算放大器的反相输入端与所述电源供压端连接,所述运算放大器的同相输入端与所述第三电阻的第一端连接,所述第三电阻的第二端与所述电压输入端连接;Wherein, the inverting input terminal of the operational amplifier is connected to the power supply voltage terminal, the non-inverting input terminal of the operational amplifier is connected to the first terminal of the third resistor, and the second terminal of the third resistor is The voltage input terminal is connected;
    所述第一场效应管的漏极与所述第三电阻的第一端连接;The drain of the first field effect tube is connected to the first end of the third resistor;
    所述第二场效应管的漏极与所述第一功放环路的第一输入端连接;The drain of the second field effect tube is connected to the first input end of the first power amplifier loop;
    所述第三场效应管的漏极与所述第二功放环路的第二输入端连接;The drain of the third field effect tube is connected to the second input end of the second power amplifier loop;
    所述第一场效应管的栅极、所述第二场效应管的栅极和所述第三场效应管的栅极均与所述运算放大器的输出端连接;The grid of the first field effect tube, the grid of the second field effect tube, and the grid of the third field effect tube are all connected to the output terminal of the operational amplifier;
    所述第一场效应管的源极、所述第二场效应管的源极和所述第三场效应管的源极均接地连接。The source of the first field effect tube, the source of the second field effect tube, and the source of the third field effect tube are all connected to ground.
  4. 根据权利要求3所述的高压数字音频功放系统,其特征在于,所述第三电阻的阻值为所述第一电阻的阻值的两倍。The high-voltage digital audio power amplifier system according to claim 3, wherein the resistance of the third resistor is twice the resistance of the first resistor.
  5. 根据权利要求3所述的高压数字音频功放系统,其特征在于,所述电流源产生模块的第六端用于接收控制信号;The high-voltage digital audio power amplifier system according to claim 3, wherein the sixth end of the current source generating module is used to receive a control signal;
    所述控制信号用于控制所述电流源产生模块处于不同的工作状态,以使所述第一子系统和所述第二子系统的电阻匹配。The control signal is used to control the current source generating module to be in different working states to match the resistance of the first subsystem and the second subsystem.
  6. 根据权利要求5所述的高压数字音频功放系统,其特征在于,所述电流源产生模块还包括:第四场效应管、第五场效应管、第六场效应管和第七场效应管;The high-voltage digital audio power amplifier system according to claim 5, wherein the current source generating module further comprises: a fourth field effect tube, a fifth field effect tube, a sixth field effect tube, and a seventh field effect tube;
    其中,所述第四场效应管和所述第五场效应管的源极分别与所述第二场效应管的漏极连接;Wherein, the source electrodes of the fourth field effect tube and the fifth field effect tube are respectively connected to the drain electrodes of the second field effect tube;
    所述第六场效应管和所述第七场效应管的源极分别与所述第三场效应管的漏极连接;Sources of the sixth field effect tube and the seventh field effect tube are respectively connected to drains of the third field effect tube;
    所述第四场效应管的漏极和所述第七场效应管的漏极分别与所述第一功放环路的第一输入端连接;The drain of the fourth field effect tube and the drain of the seventh field effect tube are respectively connected to the first input end of the first power amplifier loop;
    所述第五场效应管的漏极和所述第六场效应管的漏极分别与所述第二功放环路的第一输入端连接;The drain of the fifth field effect tube and the drain of the sixth field effect tube are respectively connected to the first input end of the second power amplifier loop;
    所述第四场效应管、所述第五场效应管、第六场效应管和所述第七场效应管的栅极均接收所述控制信号。The gates of the fourth FET, the fifth FET, the sixth FET, and the seventh FET all receive the control signal.
  7. 根据权利要求6所述的高压数字音频功放系统,其特征在于,所述控制信号包括第一控制信号和第二控制信号;The high-voltage digital audio power amplifier system according to claim 6, wherein the control signal includes a first control signal and a second control signal;
    其中,所述第四场效应管和所述第六场效应管的栅极均用于接收所述第一控制信号;The grids of the fourth field effect transistor and the sixth field effect transistor are both used to receive the first control signal;
    所述第五场效应管和所述第七场效应管的栅极均用于接收所述第二控制信号;The grids of the fifth field effect transistor and the seventh field effect transistor are both used to receive the second control signal;
    当所述第一控制信号为高电平时,所述第二控制信号为低电平;当所述第一控制信号为低电平时,所述第二控制信号为高电平。When the first control signal is high, the second control signal is low; when the first control signal is low, the second control signal is high.
  8. 根据权利要求6所述的高压数字音频功放系统,其特征在于,所述高压数字音频功放系统,还包括:共模电压产生模块;The high-voltage digital audio power amplifier system according to claim 6, wherein the high-voltage digital audio power amplifier system further comprises: a common mode voltage generating module;
    所述第一功放环路的第二输入端和所述第二功放环路的第二输入端均与所述共模电压产生模块的输出端连接。The second input terminal of the first power amplifier loop and the second input terminal of the second power amplifier loop are both connected to the output terminal of the common mode voltage generating module.
  9. 根据权利要求8所述的高压数字音频功放系统,其特征在于,所述共模电压产生模块包括:第四电阻、第五电阻、第六电阻和电容;The high-voltage digital audio power amplifier system according to claim 8, wherein the common-mode voltage generating module includes: a fourth resistor, a fifth resistor, a sixth resistor, and a capacitor;
    所述第四电阻的第一端与所述电源供压端连接,所述第四电阻的第二端与所述第五电阻的第一端连接,所述第五电阻的第二端接地连接;The first end of the fourth resistor is connected to the power supply voltage end, the second end of the fourth resistor is connected to the first end of the fifth resistor, and the second end of the fifth resistor is connected to ground ;
    所述第六电阻的第一端与所述第四电阻的第二端连接,所述第六电阻的第二端与所述电容的第一端连接,所述电容的第二端接地连接;The first end of the sixth resistor is connected to the second end of the fourth resistor, the second end of the sixth resistor is connected to the first end of the capacitor, and the second end of the capacitor is connected to ground;
    所述第六电阻和所述电容的连接节点作为所述共模电压产生模块的输出端。The connection node of the sixth resistor and the capacitor serves as an output terminal of the common mode voltage generation module.
  10. 根据权利要求9所述的高压数据音频功放系统,其特征在于,所述第四电阻的阻值和所述第五电阻的阻值相同。The high-voltage data audio power amplifier system according to claim 9, wherein the resistance of the fourth resistor is the same as the resistance of the fifth resistor.
  11. 根据权利要求7所述的高压数据音频功放系统,其特征在于,所述共模电压产生模块的输出端电压为所述电源供压端的一半。The high-voltage data audio power amplifier system according to claim 7, wherein the output terminal voltage of the common-mode voltage generating module is half of the power supply voltage supply terminal.
  12. 根据权利要求1所述的高压数字音频功放系统,其特征在于,所述电流源产生模块的第六端用于接收控制信号;The high-voltage digital audio power amplifier system according to claim 1, wherein the sixth end of the current source generating module is used to receive a control signal;
    所述控制信号用于控制所述电流源产生模块处于不同的工作状态,以使所 述第一子系统和所述第二子系统的电阻匹配。The control signal is used to control the current source generating module to be in different working states, so as to match the resistance of the first subsystem and the second subsystem.
  13. 根据权利要求12所述的高压数字音频功放系统,其特征在于,所述控制信号、所述PWMP信号和所述PWMN信号的周期相同。The high-voltage digital audio power amplifier system according to claim 12, wherein the control signal, the PWMP signal and the PWMN signal have the same period.
PCT/CN2019/127315 2018-12-26 2019-12-23 High-voltage digital audio power amplification system WO2020135308A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201811597843.9A CN109660917B (en) 2018-12-26 2018-12-26 High-voltage digital audio power amplifier system
CN201811597843.9 2018-12-26
CN201811597824.6 2018-12-26
CN201811597824.6A CN109688514B (en) 2018-12-26 2018-12-26 High-voltage digital audio power amplifier system

Publications (1)

Publication Number Publication Date
WO2020135308A1 true WO2020135308A1 (en) 2020-07-02

Family

ID=71126343

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/127315 WO2020135308A1 (en) 2018-12-26 2019-12-23 High-voltage digital audio power amplification system

Country Status (1)

Country Link
WO (1) WO2020135308A1 (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050264363A1 (en) * 2004-05-28 2005-12-01 Freescale Semiconductor, Inc. Temperature compensated on-chip bias circuit for linear RF HBT power amplifiers
US8295510B2 (en) * 2010-03-16 2012-10-23 Sound Cheers Limited Power-saving amplifying device
CN104135238A (en) * 2013-05-03 2014-11-05 日月光半导体制造股份有限公司 RF power amplifier and electronic system
CN109068237A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109068242A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109068240A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109660917A (en) * 2018-12-26 2019-04-19 上海艾为电子技术股份有限公司 A kind of high-voltage digital audio power amplification system
CN109688514A (en) * 2018-12-26 2019-04-26 上海艾为电子技术股份有限公司 A kind of high-voltage digital audio power amplification system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050264363A1 (en) * 2004-05-28 2005-12-01 Freescale Semiconductor, Inc. Temperature compensated on-chip bias circuit for linear RF HBT power amplifiers
US8295510B2 (en) * 2010-03-16 2012-10-23 Sound Cheers Limited Power-saving amplifying device
CN104135238A (en) * 2013-05-03 2014-11-05 日月光半导体制造股份有限公司 RF power amplifier and electronic system
CN109068237A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109068242A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109068240A (en) * 2018-08-27 2018-12-21 上海艾为电子技术股份有限公司 A kind of digital audio power amplification system
CN109660917A (en) * 2018-12-26 2019-04-19 上海艾为电子技术股份有限公司 A kind of high-voltage digital audio power amplification system
CN109688514A (en) * 2018-12-26 2019-04-26 上海艾为电子技术股份有限公司 A kind of high-voltage digital audio power amplification system

Similar Documents

Publication Publication Date Title
CN109688514B (en) High-voltage digital audio power amplifier system
CN109660917B (en) High-voltage digital audio power amplifier system
CN109068241B (en) Digital audio power amplifier system
US10892720B2 (en) Control circuit for power amplifier
CN109068240B (en) Digital audio power amplifier system
WO2020147637A1 (en) Reference voltage generation circuit and switched-mode power supply
CN109004936B (en) Digital-analog converter and digital power amplifier subsystem
CN110708028B (en) Digital audio power amplifier
CN109068237A (en) A kind of digital audio power amplification system
JP7295852B2 (en) Current measurement at switching amplifier output
CN109120269B (en) Digital-analog converter
CN110632381B (en) Current detection circuit, chip and current detection method for loudspeaker protection
CN208754539U (en) A kind of digital audio power amplification system
KR101094397B1 (en) Amplification circuit and digital microphone using the same
CN108718198B (en) Digital-analog converter
CN109068242B (en) Digital audio power amplifier system
WO2020135308A1 (en) High-voltage digital audio power amplification system
CN117060224A (en) Laser current drive control circuit and control method
JP2017184122A (en) Differential amplifier
TWI508437B (en) Voltage adjusting circuit for amplifier circuit and method thereof
WO2021104119A1 (en) Digital audio power amplifier and power amplifier loop
Kuo et al. The enhancement of recycling folded cascode amplifier
TW201624914A (en) Signal amplifying circuit
CN209448886U (en) A kind of high-voltage digital audio power amplification system
TWI745742B (en) Digital to analog converter

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19904531

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19904531

Country of ref document: EP

Kind code of ref document: A1