WO2020015134A1 - Method enabling ram to configure partition by using configurable function for error-correction code verification - Google Patents

Method enabling ram to configure partition by using configurable function for error-correction code verification Download PDF

Info

Publication number
WO2020015134A1
WO2020015134A1 PCT/CN2018/105893 CN2018105893W WO2020015134A1 WO 2020015134 A1 WO2020015134 A1 WO 2020015134A1 CN 2018105893 W CN2018105893 W CN 2018105893W WO 2020015134 A1 WO2020015134 A1 WO 2020015134A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory
check
memory storage
unit
partition
Prior art date
Application number
PCT/CN2018/105893
Other languages
French (fr)
Chinese (zh)
Inventor
陈育鸣
李庭育
洪振洲
魏智汎
Original Assignee
江苏华存电子科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 江苏华存电子科技有限公司 filed Critical 江苏华存电子科技有限公司
Publication of WO2020015134A1 publication Critical patent/WO2020015134A1/en

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management

Definitions

  • the invention relates to the field of memory technology, and in particular to a method for setting a partition by using a configurable function of error correction code checking for random memory.
  • Memory is one of the important components in a computer, and it is the bridge that communicates with the CPU. All programs in the computer run in memory, so the performance of memory has a great impact on the computer. Memory is also called internal memory, which is used to temporarily store the operational data in the CPU and data exchanged with external memories such as hard disks. As long as the computer is running, the CPU will transfer the data to be calculated into the memory for operation. When the operation is completed, the CPU will transfer the results. The operation of the memory also determines the stable operation of the computer. Memory is made up of memory chips, circuit boards, and gold fingers.
  • the current memory control system protects random memory with verification data.
  • This verification protection method is not configured with partition settings. For small amounts of random data and large amounts of block data, or user data with different attributes, the same protection configuration is used. This limitation As a result, between a small amount of random data and a large amount of block data, or between user data of different attributes, the optimization of the most efficient transmission and the minimum amount of parity bit space cannot be achieved at the same time.
  • An object of the present invention is to provide a method for setting a partition by using a configurable function of an error correction code check in a random memory, so as to solve the problems in the above background technology.
  • a method for setting a partition using random error memory using error correction code checking configurable functions including a main control chip, wherein the main control chip is provided with a memory storage control module and a memory control Physical layer, the memory storage control module is provided with a writing unit and a reading unit, the writing unit and the reading unit are respectively connected to a memory control physical layer, and the memory control physical layer is connected to a plurality of memory storage components;
  • Each memory storage component includes a first memory storage component, a second memory storage component, a third memory storage component, and an Nth memory storage component, where N is an integer greater than 3.
  • it further comprises a check bit generating unit and a check checking unit.
  • the check bit generating unit and the check checking unit are both provided in a memory storage control module, and the check bit generating unit is connected to a writing unit; the check The inspection unit is connected to the reading unit.
  • a method for setting a partition by using a configurable function of error correction code checking for random memory includes the following steps:
  • the check digit and data are stored in the external random memory space at the same time by adding or configuring to another block;
  • the present invention has the beneficial effect that the present invention uses a partition configuration scheme, so that each partition can be enabled separately or adopt different check methods or data to check bit ratios, so that a small amount of random data and When a large amount of block data is written to and read from their respective partitions, different settings and processes are used to achieve the overall best performance and space usage.
  • FIG. 1 is a schematic diagram of a random memory control unit inside a main control of the present invention
  • FIG. 2 is a schematic diagram of a random memory control unit inside the main control of the present invention configured with an additional check bit storage memory component;
  • FIG. 3 is a schematic diagram of a memory component for storage according to the present invention without an additional parity bit
  • FIG. 4 is a schematic diagram of setting partitions for user data of different attributes in a random memory control unit according to the present invention.
  • FIG. 5 is another schematic diagram of setting partitions for user data of different attributes in the random memory control unit of the present invention.
  • the present invention provides a technical solution: a method for setting a partition using random error memory to check a configurable function, including a main control chip 1, which is provided with a memory storage therein
  • the control module 2 and the memory control physical layer 3 the memory storage control module 2 is provided with a writing unit 4 and a reading unit 5, and the writing unit 4 and the reading unit 5 are respectively connected to the memory control physical layer 3, so
  • the memory control physical layer 3 is connected to multiple memory storage components; the multiple memory storage components include a first memory storage component 6, a second memory storage component 7, a third memory storage component 8, and an Nth memory storage component, where N is greater than 3 An integer; further comprising a check bit generating unit 9 and a check checking unit 10, the check bit generating unit 9 and the check checking unit 10 are both provided in the memory storage control module 2, and the check bit generating unit 9 is connected to write Unit 4; the check unit 10 is connected to the reading unit 5.
  • a method for setting a partition by using a configurable function of error correction code checking for random memory includes the following steps:
  • the check digit and data are stored in the external random memory space at the same time by adding or configuring to another block;
  • the present invention uses a partition configuration scheme, which allows each partition to enable or use different parity methods or data to parity bit ratios, so that a small amount of random data and a large amount of block data can be written and read.
  • partition configuration scheme which allows each partition to enable or use different parity methods or data to parity bit ratios, so that a small amount of random data and a large amount of block data can be written and read.

Abstract

A method enabling RAM to configure a partition by using a configurable function for error-correction code verification. A main control chip (1) is provided. The main control chip (1) is provided with a memory storage control module (2) and a memory control physical layer (3). The memory storage control module (2) is provided with a writing unit (4) and a reading unit (5). The writing unit (4) and the reading unit (5) are connected to the memory control physical layer (3). The memory control physical layer (3) is connected to multiple memory storage components. The method uses a partition configuration scheme to enable each partition to be separately activated, or to use different verification methods or data to check-bit ratios, such that writing or reading a small amount of random data or a large amount of block data to or from different partitions can use different configurations and processes, thereby achieving optimal overall efficiency and space usage.

Description

一种随机内存使用纠错码校验可配置功能设置分区的方法Method for setting partition of random memory using error correction code checking configurable function 技术领域Technical field
本发明涉及内存技术领域，具体为一种随机内存使用纠错码校验可配置功能设置分区的方法。The invention relates to the field of memory technology, and in particular to a method for setting a partition by using a configurable function of error correction code checking for random memory.
背景技术Background technique
内存是计算机中重要的部件之一，它是与CPU进行沟通的桥梁。计算机中所有程序的运行都是在内存中进行的，因此内存的性能对计算机的影响非常大。内存也被称为内存储器，其作用是用于暂时存放CPU中的运算数据，以及与硬盘等外部存储器交换的数据。只要计算机在运行中，CPU就会把需要运算的数据调到内存中进行运算，当运算完成后CPU再将结果传送出来，内存的运行也决定了计算机的稳定运行。内存是由内存芯片、电路板、金手指等部分组成的。Memory is one of the important components in a computer, and it is the bridge that communicates with the CPU. All programs in the computer run in memory, so the performance of memory has a great impact on the computer. Memory is also called internal memory, which is used to temporarily store the operational data in the CPU and data exchanged with external memories such as hard disks. As long as the computer is running, the CPU will transfer the data to be calculated into the memory for operation. When the operation is completed, the CPU will transfer the results. The operation of the memory also determines the stable operation of the computer. Memory is made up of memory chips, circuit boards, and gold fingers.
现行内存控制系统对随机内存做校验数据保护,此校验保护方式未配置分区设置,对于小量随机数据与大量块状数据,或者不同属性的用户数据,皆使用同样的保护配置,此限制致使小量随机数据与大量块状数据之间,或者不同属性的用户数据之间,无法同时达到最有效传输与最小量校验位使用空间的优化。The current memory control system protects random memory with verification data. This verification protection method is not configured with partition settings. For small amounts of random data and large amounts of block data, or user data with different attributes, the same protection configuration is used. This limitation As a result, between a small amount of random data and a large amount of block data, or between user data of different attributes, the optimization of the most efficient transmission and the minimum amount of parity bit space cannot be achieved at the same time.
发明内容Summary of the invention
本发明的目的在于提供一种随机内存使用纠错码校验可配置功能设置分区的方法，以解决上述背景技术中提出的问题。An object of the present invention is to provide a method for setting a partition by using a configurable function of an error correction code check in a random memory, so as to solve the problems in the above background technology.
为实现上述目的，本发明提供如下技术方案：一种随机内存使用纠错码校验可配置功能设置分区的方法，包括主控芯片，所述主控芯片内设有内存储存控制模块和内存控制物理层，所述内存储存控制模块内设有写入单元和读取单元，所述写入单元和读取单元分别连接内存控制物理层，所述内存控制物理层连接多个内存储存组件；多个内存储存组件包括第一内存储存组件、 第二内存储存组件、第三内存储存组件、第N内存储存组件，N为大于3的整数。To achieve the above object, the present invention provides the following technical solution: A method for setting a partition using random error memory using error correction code checking configurable functions, including a main control chip, wherein the main control chip is provided with a memory storage control module and a memory control Physical layer, the memory storage control module is provided with a writing unit and a reading unit, the writing unit and the reading unit are respectively connected to a memory control physical layer, and the memory control physical layer is connected to a plurality of memory storage components; Each memory storage component includes a first memory storage component, a second memory storage component, a third memory storage component, and an Nth memory storage component, where N is an integer greater than 3.
优选的，还包括检验位产生单元和校验检查单元，所述检验位产生单元和校验检查单元均设置在内存储存控制模块中，所述检验位产生单元连接写入单元；所述校验检查单元连接读取单元。Preferably, it further comprises a check bit generating unit and a check checking unit. The check bit generating unit and the check checking unit are both provided in a memory storage control module, and the check bit generating unit is connected to a writing unit; the check The inspection unit is connected to the reading unit.
优选的，一种随机内存使用纠错码校验可配置功能设置分区的方法包括以下步骤：Preferably, a method for setting a partition by using a configurable function of error correction code checking for random memory includes the following steps:
A、首先对不同性质使用者数据做不同配置,采用不同致能设置或运算流程产生不同的校验用的校验位,；A. First, make different configurations for user data of different natures, and use different enabling settings or calculation processes to generate different check bits for check;
B、以外加或配置到另一区块的方式将校验位与数据同时存进外部随机内存空间；B. The check digit and data are stored in the external random memory space at the same time by adding or configuring to another block;
C、读取时,同时读出用户数据与校验位数据,于校验模块内进行用户数据校验运算。C. When reading, read out user data and parity data at the same time, and perform user data verification operation in the verification module.
与现有技术相比，本发明的有益效果是：本发明使用一种分区配置方案,让各个分区可以分别致能或采用不同校验方式或数据与校验位比例,让小量随机数据与大量块状数据写入与读出各自的分区的时候,皆采用个别不同的设置与流程,达成整体最佳效能与空间使用率。Compared with the prior art, the present invention has the beneficial effect that the present invention uses a partition configuration scheme, so that each partition can be enabled separately or adopt different check methods or data to check bit ratios, so that a small amount of random data and When a large amount of block data is written to and read from their respective partitions, different settings and processes are used to achieve the overall best performance and space usage.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1为本发明一个主控内部的随机内存控制单元示意图；FIG. 1 is a schematic diagram of a random memory control unit inside a main control of the present invention;
图2为本发明主控内部的随机内存控制单元,配置额外的校验位储存用内存组件示意图；FIG. 2 is a schematic diagram of a random memory control unit inside the main control of the present invention configured with an additional check bit storage memory component;
图3为本发明不配置额外的校验位储存用内存组件示意图；3 is a schematic diagram of a memory component for storage according to the present invention without an additional parity bit;
图4为本发明随机内存控制单元内对于不同属性用户数据做分区设置示意图；4 is a schematic diagram of setting partitions for user data of different attributes in a random memory control unit according to the present invention;
图5为本发明随机内存控制单元内对于不同属性用户数据做分区设置另 一示意图。FIG. 5 is another schematic diagram of setting partitions for user data of different attributes in the random memory control unit of the present invention.
具体实施方式detailed description
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。In the following, the technical solutions in the embodiments of the present invention will be clearly and completely described with reference to the drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by a person of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.
请参阅图1-5，本发明提供一种技术方案：一种随机内存使用纠错码校验可配置功能设置分区的方法，包括主控芯片1，所述主控芯片1内设有内存储存控制模块2和内存控制物理层3，所述内存储存控制模块2内设有写入单元4和读取单元5，所述写入单元4和读取单元5分别连接内存控制物理层3，所述内存控制物理层3连接多个内存储存组件；多个内存储存组件包括第一内存储存组件6、第二内存储存组件7、第三内存储存组件8、第N内存储存组件，N为大于3的整数；还包括检验位产生单元9和校验检查单元10，所述检验位产生单元9和校验检查单元10均设置在内存储存控制模块2中，所述检验位产生单元9连接写入单元4；所述校验检查单元10连接读取单元5。Please refer to FIGS. 1-5. The present invention provides a technical solution: a method for setting a partition using random error memory to check a configurable function, including a main control chip 1, which is provided with a memory storage therein The control module 2 and the memory control physical layer 3, the memory storage control module 2 is provided with a writing unit 4 and a reading unit 5, and the writing unit 4 and the reading unit 5 are respectively connected to the memory control physical layer 3, so The memory control physical layer 3 is connected to multiple memory storage components; the multiple memory storage components include a first memory storage component 6, a second memory storage component 7, a third memory storage component 8, and an Nth memory storage component, where N is greater than 3 An integer; further comprising a check bit generating unit 9 and a check checking unit 10, the check bit generating unit 9 and the check checking unit 10 are both provided in the memory storage control module 2, and the check bit generating unit 9 is connected to write Unit 4; the check unit 10 is connected to the reading unit 5.
本发明中，一种随机内存使用纠错码校验可配置功能设置分区的方法，包括以下步骤：In the present invention, a method for setting a partition by using a configurable function of error correction code checking for random memory includes the following steps:
A、首先对不同性质使用者数据做不同配置,采用不同致能设置或运算流程产生不同的校验用的校验位,；A. First, make different configurations for user data of different natures, and use different enabling settings or calculation processes to generate different check bits for check;
B、以外加或配置到另一区块的方式将校验位与数据同时存进外部随机内存空间；B. The check digit and data are stored in the external random memory space at the same time by adding or configuring to another block;
C、读取时,同时读出用户数据与校验位数据,于校验模块内进行用户数据校验运算。C. When reading, read out user data and parity data at the same time, and perform user data verification operation in the verification module.
综上所述，本发明使用一种分区配置方案,让各个分区可以分别致能或采用不同校验方式或数据与校验位比例,让小量随机数据与大量块状数据写 入与读出各自的分区的时候,皆采用个别不同的设置与流程,达成整体最佳效能与空间使用率。To sum up, the present invention uses a partition configuration scheme, which allows each partition to enable or use different parity methods or data to parity bit ratios, so that a small amount of random data and a large amount of block data can be written and read. When each zone is used, different settings and processes are used to achieve the best overall performance and space usage.
尽管已经示出和描述了本发明的实施例，对于本领域的普通技术人员而言，可以理解在不脱离本发明的原理和精神的情况下可以对这些实施例进行多种变化、修改、替换和变型，本发明的范围由所附权利要求及其等同物限定。Although the embodiments of the present invention have been shown and described, it will be understood by those skilled in the art that various changes, modifications, and replacements of these embodiments can be made without departing from the principle and spirit of the present invention. And variations, the scope of the invention is defined by the appended claims and their equivalents.

Claims (3)

  1. 一种随机内存使用纠错码校验可配置功能设置分区的方法，包括主控芯片1，其特征在于：所述主控芯片(1)内设有内存储存控制模块(2)和内存控制物理层(3)，所述内存储存控制模块(2)内设有写入单元(4)和读取单元(5)，所述写入单元(4)和读取单元(5)分别连接内存控制物理层(3)，所述内存控制物理层(3)连接多个内存储存组件；多个内存储存组件包括第一内存储存组件(6)、第二内存储存组件(7)、第三内存储存组件(8)、第N内存储存组件，N为大于3的整数。A method for setting partitions in random memory using error correction code checking configurable functions, including a main control chip 1, characterized in that: the main control chip (1) is provided with a memory storage control module (2) and a memory control physics Layer (3), the memory storage control module (2) is provided with a writing unit (4) and a reading unit (5), and the writing unit (4) and the reading unit (5) are respectively connected to the memory control Physical layer (3), the memory control physical layer (3) is connected to multiple memory storage components; the multiple memory storage components include a first memory storage component (6), a second memory storage component (7), and a third memory storage Component (8), the Nth memory storage component, where N is an integer greater than 3.
  2. 根据权利要求1所述的一种随机内存使用纠错码校验可配置功能设置分区的方法，其特征在于：还包括检验位产生单元(9)和校验检查单元(10)，所述检验位产生单元(9)和校验检查单元(10)均设置在内存储存控制模块(2)中，所述检验位产生单元(9)连接写入单元(4)；所述校验检查单元(10)连接读取单元(5)。The method for setting a partition using random error memory check error configurable function according to claim 1, further comprising a check bit generating unit (9) and a check checking unit (10), the check The bit generating unit (9) and the check checking unit (10) are both arranged in a memory storage control module (2), the check bit generating unit (9) is connected to the writing unit (4); the check checking unit ( 10) Connect the reading unit (5).
  3. 根据权利要求1所述的一种随机内存使用纠错码校验可配置功能设置分区的方法，其特征在于：包括以下步骤：The method for setting a partition using random error memory using error correction code checking configurable function according to claim 1, comprising the following steps:
    A、首先对不同性质使用者数据做不同配置,采用不同致能设置或运算流程产生不同的校验用的校验位,；A. First, make different configurations for user data of different natures, and use different enabling settings or calculation processes to generate different check bits for check;
    B、以外加或配置到另一区块的方式将校验位与数据同时存进外部随机内存空间；B. The check digit and data are stored in the external random memory space at the same time by adding or configuring to another block;
    C、读取时,同时读出用户数据与校验位数据,于校验模块内进行用户数据校验运算。C. When reading, read out user data and parity data at the same time, and perform user data verification operation in the verification module.
PCT/CN2018/105893 2018-07-20 2018-09-15 Method enabling ram to configure partition by using configurable function for error-correction code verification WO2020015134A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810806774.1A CN109117301A (en) 2018-07-20 2018-07-20 A kind of method that subregion is arranged using error correction code check configurable functionality for random memory
CN201810806774.1 2018-07-20

Publications (1)

Publication Number Publication Date
WO2020015134A1 true WO2020015134A1 (en) 2020-01-23

Family

ID=64863266

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/105893 WO2020015134A1 (en) 2018-07-20 2018-09-15 Method enabling ram to configure partition by using configurable function for error-correction code verification

Country Status (2)

Country Link
CN (1) CN109117301A (en)
WO (1) WO2020015134A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1952869A (en) * 2005-10-21 2007-04-25 国际商业机器公司 Apparatus, system, and method for writing data to protected partitions of storage media
CN101552032A (en) * 2008-12-12 2009-10-07 深圳市晶凯电子技术有限公司 Method and device for constructing a high-speed solid state memory disc by using higher-capacity DRAM to join in flash memory medium management
CN105843700A (en) * 2016-03-25 2016-08-10 中国科学院微电子研究所 Controller
CN106847343A (en) * 2016-12-08 2017-06-13 上海精密计量测试研究所 The method of testing of the mram memory based on ATE
CN107894898A (en) * 2017-11-28 2018-04-10 中科亿海微电子科技（苏州）有限公司 Refresh device, implementation method and the fpga chip with error correction on SRAM type FPGA pieces

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103744744B (en) * 2014-02-08 2017-08-25 威盛电子股份有限公司 The data verification method of data memory device and volatile memory

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1952869A (en) * 2005-10-21 2007-04-25 国际商业机器公司 Apparatus, system, and method for writing data to protected partitions of storage media
CN101552032A (en) * 2008-12-12 2009-10-07 深圳市晶凯电子技术有限公司 Method and device for constructing a high-speed solid state memory disc by using higher-capacity DRAM to join in flash memory medium management
CN105843700A (en) * 2016-03-25 2016-08-10 中国科学院微电子研究所 Controller
CN106847343A (en) * 2016-12-08 2017-06-13 上海精密计量测试研究所 The method of testing of the mram memory based on ATE
CN107894898A (en) * 2017-11-28 2018-04-10 中科亿海微电子科技（苏州）有限公司 Refresh device, implementation method and the fpga chip with error correction on SRAM type FPGA pieces

Also Published As

Publication number Publication date
CN109117301A (en) 2019-01-01

Similar Documents

Publication Publication Date Title
EP3015986B1 (en) Access method and device for message-type memory module
US20150378814A1 (en) Extensible memory hub
US20190034270A1 (en) Memory system having an error correction function and operating method of memory module and memory controller
TWI446350B (en) Method for reducing uncorrectable errors, and associated memory device and controller thereof
TW201722090A (en) Turbo product codes for NAND flash
US9923578B2 (en) Parity check circuit and memory device including the same
US10461777B2 (en) Error locator polynomial decoder and method
CN103218271B (en) A kind of data error-correcting method and device
US10395750B2 (en) System and method for post-package repair across DRAM banks and bank groups
CN109857584B (en) Method for performing access control on memory device, memory device and controller thereof
US20230236934A1 (en) Instant write scheme with dram submodules
US20150162100A1 (en) Counter to locate faulty die in a distributed codeword storage system
US11055189B2 (en) Replaceable memory
CN101634938A (en) Data migration method and data migration device of solid state disk and solid state disk
US8995217B2 (en) Hybrid latch and fuse scheme for memory repair
US9147499B2 (en) Memory operation of paired memory devices
US9594629B2 (en) Data error correction from cached error correction information
JP6491482B2 (en) Method and / or apparatus for interleaving code words across multiple flash surfaces
TW201926043A (en) Method for performing access control in a memory device, and associated memory device and controller thereof
WO2020015134A1 (en) Method enabling ram to configure partition by using configurable function for error-correction code verification
US8964495B2 (en) Memory operation upon failure of one of two paired memory devices
KR20230121611A (en) Adaptive error correction to improve system memory reliability, availability and serviceability (RAS)
KR20180078426A (en) Method for error corerction code of data storage device
WO2020015129A1 (en) Method for using error correcting code for checking in random memory without redundant storage unit
US11934270B2 (en) Write command execution for data protection and recovery schemes

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18926465

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18926465

Country of ref document: EP

Kind code of ref document: A1