WO2019121383A1 - Procédé d'autotest, agencement de bus de données et utilisation - Google Patents

Procédé d'autotest, agencement de bus de données et utilisation Download PDF

Info

Publication number
WO2019121383A1
WO2019121383A1 PCT/EP2018/084924 EP2018084924W WO2019121383A1 WO 2019121383 A1 WO2019121383 A1 WO 2019121383A1 EP 2018084924 W EP2018084924 W EP 2018084924W WO 2019121383 A1 WO2019121383 A1 WO 2019121383A1
Authority
WO
WIPO (PCT)
Prior art keywords
data bus
stage
transceiver
test signal
bus line
Prior art date
Application number
PCT/EP2018/084924
Other languages
German (de)
English (en)
Inventor
Tobias Beckmann
Original Assignee
Continental Teves Ag & Co. Ohg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Continental Teves Ag & Co. Ohg filed Critical Continental Teves Ag & Co. Ohg
Publication of WO2019121383A1 publication Critical patent/WO2019121383A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L2012/40208—Bus networks characterized by the use of a particular bus standard
    • H04L2012/40215—Controller Area Network CAN
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L2012/40208—Bus networks characterized by the use of a particular bus standard
    • H04L2012/40241—Flexray

Definitions

  • the invention relates to a method for self-test according to the preamble of claim 1, a data bus arrangement according to claim 13 and a use according to claim 15.
  • CAN data bus arrangements which correspond to the standard CAN
  • two data bus lines are present, to each of which several control units are connected.
  • These controllers usually each have a controller and a transceiver housed.
  • the control units are connected to the data bus lines by means of a stub line, one of the data bus lines being a CAN high and a CAN low line in each case.
  • CAN data bus arrangements are e.g. used in motor vehicles to avoid a diverse single wiring between ECUs.
  • the same voltage value is set on both data bus lines or the voltage values on both data bus lines are not far apart.
  • This resting state is also referred to as a recessive state. If the data bus lines are set to a dominant state, the voltage on the CAN high line rises and the voltage on the CAN low line drops. Thus, the two voltage levels of the data bus lines in the dominant state are further apart than in the recessive state. In addition, the input resistance of the CAN high and CAN low lines in the dominant mode of the transceiver is lower.
  • the transceiver has two connections to the controller: one transmit input (TX) and one receive input (RX).
  • TX transmit input
  • RX receive input
  • the transceiver receives information about the setting of the dominant or the recessive state via the transmit input.
  • the reception input forms a readback line for the signals. These are going through read the transceiver from the data bus and passed it to the controller.
  • CAN transceivers When CAN transceivers send telegrams to the bus - controlled by the CAN controller - a bit sequence of zeros and ones is present at the transceiver's TX input TX. During the transmission of the individual bits, the transmitting CAN controller reads back the bit via the receive input RX of the transceiver.
  • the bits in the data frames determine which control unit is first allowed to send its data ("arbitration"), whereby the priority of the respective control unit is determined in such a way that, for example, safety-relevant messages (for example in the event of failure of the Motor control) can be sent in time before simple warnings (for example, failure of an LED display).
  • the transceivers comprise at least a first and a second driver, wherein the drivers are each assigned to a data bus line and generate the corresponding signals for the associated bus line and pass on to this bus wei.
  • the priority can be determined and a malfunctioning driver can be detected - e.g. through the microcontroller (when a recessive is read back when sending a dominant bit).
  • the LIN bus has only one data bus line and only one stage in the transceiver that controls the voltage on the bus line.
  • Flexray however, two data bus lines are provided, but additionally two further stages.
  • the invention provides a method for self-test Sig nalübertragung for communication in a data bus arrangement, wherein the data bus arrangement comprises a first data bus line and a transceiver and the transceiver has a first stage and the first stage is connected to the first data bus.
  • a first test signal is transmitted from the first stage to the first data bus.
  • a first voltage level is measured on the first data bus line.
  • this first measured voltage level is compared with a predetermined first target voltage level. From the result of this comparison can then be averaged whether the first stage is functional.
  • the method provides a cost-effective and inexpensive method for testing the (CAN) transceiver, in particular the drivers (equal stages and identifiable as so-called "dominant driver") of the transceiver.
  • the data bus arrangement is based preferably on the standard LIN, CAN or Flexray.
  • the data bus arrangement has a second data bus line and the transceiver has a second stage, wherein the second stage is connected to the second data bus line.
  • the data bus arrangement preferably relates to the standard CAN or Flexray.
  • a second test signal is transmitted from the second stage to the first data bus line.
  • a second voltage level is measured on the second data bus and then the measured second voltage level is compared with a second nominal voltage level. Then it is determined by means of the result of the comparison, whether the second stage is functional. Due to the development, it is possible to advantageously test both stages for their functionality.
  • the measurement of the voltage level and the comparison with the target voltage levels preferably takes place by means of a comparator or Kom comparators.
  • the transmission of the test signals from the first stage and the second stage takes place in succession. Only when both stages essentially send signals to the bus at the same time, a dominant state is generated. By transmitting the test signals in succession so no dominant state is generated, but only raised or lowered the voltage of the data bus line associated with the respective stage. Via a Termi n istswiderstand follows the voltage of one line of the other essentially.
  • the transmission of the test signals from the first stage and the second stage takes place substantially simultaneously. This corresponds in principle to the normal function for the transmission of data signals, with a monitoring function being added. This can be designed differently. In this development, a CAN bus or Flexray is used.
  • the test signal is designed so short that the test signal does not fall within the sampling period of the own controller or the controller of other participants of the data bus arrangement.
  • the dominant level is ended before the sampling time.
  • the connected controller and the other nodes do not detect this level as the beginning of a telegram.
  • a voltage change on the bus may become apparent without necessarily detecting a dominant bit on the RX path (sense terminal) because the differential voltage threshold is not exceeded.
  • a LIN bus is only about the formation of the first test signal, since the LIN bus also includes only one data bus line.
  • the CAN bus and with Flexray there is also a second test signal in addition to the first test signal, so that the training of both is meant here. This also applies to the following second embodiment.
  • the test signals are formed so long that a reception of the outgoing from the test signal voltage level on the readback path is feasible.
  • the dominant level on the (CAN) high / low lines is therefore set "long enough” so that it can be detected via the normal receive path (RX), so that no additional comparator is required, but this causes a signal change at the receive input RX
  • this signal change in the form of a voltage level on the RX is set shorter than the sampling time on the controller and therefore has no effect on the controller.
  • the data bus arrangement in a transmission of the test signals in succession to two comparators Preferably, a comparator is provided for each data bus. This can be used to determine whether only the transceiver currently being tested actually transmits or another node. Since no dominant states are generated on the bus with this solution, this method is particularly preferred and is also suitable for use during regular operation. Particularly preferably two comparators are provided for each data bus line. This makes it possible to reduce errors. As an alternative to the comparators, A / D converters can also be used.
  • a time window is defined in which the voltage is detected and taken into account for further processing. Either the comparators or the A / D converters are active in the time window and detect the voltage or the comparators or A / D converters are continuously active and the results of the comparator are passed in the defined time window.
  • a termination of the transmission of the first and / or the second test signal takes place as soon as the first measured voltage level and / or the second measured voltage level exceeds or falls below a threshold value.
  • the activation of the stage can be aborted prematurely as soon as one of the comparators exceeds or falls below the expected threshold.
  • the time of the cancellation may be set to a point in time after a certain period of time, starting from the overshoot or undershooting of the threshold.
  • the termination can also be triggered by a measured value at the receiving input, which falls below or exceeds a certain threshold.
  • the measured voltage levels and / or the voltage levels exceeded at the comparator are stored and made available to a microcontroller for processing and evaluation.
  • the result of the self-test and the bus level are stored and made available to the connected microcontroller for reading via an interface (eg SPI).
  • an interface eg SPI
  • a dynamic decision is made as to whether the transmission of test signals takes place in succession or simultaneously.
  • the result of the comparators is stored, preferably as a register flag or as multiple register flags. Either the raw data (comparator values) or the logical (processed) response (pass / fail) are stored.
  • the length of the test pulses can be configured.
  • the comparator thresholds are also configurable.
  • the self-test is performed before the actual communication begins; for example, after a wake-up signal at the start of the engine.
  • the test can also be performed to test a failsafe function in which the transceiver should be shut down in the event of a fault.
  • the shutdown of the transceiver is preferably suppressed. It is therefore tested whether the transceiver still turns on or not yet turned on.
  • the bus biasing is switched on before the transmission of the test signal (s).
  • Bus biasing refers to the switching on of the recessive, high-impedance voltage levels on the high line and the low line.
  • the invention further relates to a data bus arrangement having a first data bus line and at least one transceiver, wherein the transceiver has a first stage and wherein the first stage is connected to the first data bus line, wherein the transceiver has a communication interface or a control pin, via which commands for executing a Self-tests are transmittable to the transceiver.
  • this comprises a second data bus line and the transceiver a second stage, wherein the second stage is connected to the second data bus line.
  • the transceiver transmits the test signal via the said communication interface (e.g., SPI) or the control pin. This allows the test to run completely independently of the controller.
  • the transceiver is connected via the interface or the control pin to a microcontroller.
  • the data bus arrangement has a third and a fourth driver in the transceiver, wherein the third driver is connected to the first data bus line and the fourth driver is connected to the second data bus line.
  • the standard of the data bus arrangement or the associated protocol refers to Flexray.
  • the invention relates to a use of the busan Regulation in a motor vehicle. Further preferred embodiments will become apparent from the dependent claims and the following description of exemplary embodiments with reference to FIGS.
  • FIG. 1 is a circuit diagram of a transceiver according to the invention on the example CAN,
  • Fig. 2 shows the waveform in the simultaneous transmission of
  • Fig. 4 superimposition of the test pulses on the usual generation of a dominant bit.
  • Fig. 1 shows the schematic structure of a CAN transceiver 1, which is part of a data bus arrangement.
  • the transceiver 1 is connected to a first data bus line 3 and a second data bus line 5, wherein the first data bus line 3 is designed as a CAN high line and the second data bus 5 as a CAN low line.
  • the transceiver comprises a transmit input TX and a receive input RX and an interface 7 (eg designed as an SPI interface).
  • a reception module 9 and a transmission module 11 and a test module 13 are arranged.
  • the receiving module 9 receives signals from the data bus lines 3, 5 and can process them, in order to then forward corresponding data via the receiving input RX to the CAN controller.
  • the transmission module 11 receives signals via the transmission input TX and processes them. The transmission module 11 can then send corresponding data to a first Pass stage 15 and a second stage 17. Wherein the first stage 15 is a driver / a stage for the first data bus 3 and is connected to this and the second stage 17 is a driver / a stage for the second data bus 5 and connected thereto.
  • the test module 13 receives data from the microcontroller via the interface 7 and forwards corresponding signals via the transmission module 11 to the first stage 15 and the second stage 17, which are connected to the first data bus line 3 and the second data bus line 5. Thus, test pulses can reach the data bus lines 3, 5 via the interface 7, the test module 13, the transmission module 11 and the first and second stages 15, 17.
  • the transceiver 1 comprises a first trigger 19 and a second trigger 21, which are each connected to one of the data bus lines 3, 5 and the test module 13 and preferably formed as comparators. Via the triggers 19, 21 it is possible to read out the voltage on the data bus lines 3, 5 and to process them in the test module 13. To store the data, the test module 13 preferably contains a read-back memory. Furthermore, the transceiver 1 comprises a bus biasing module 23.
  • the second data bus line 5 is denoted by the reference numeral 5x.
  • a dominant signal is generated on the data bus lines 3, 5 by increasing the voltage 3a on the first data bus line 3 (CAN high) and reducing the voltage 5a on the second data bus line 5 (CAN low) becomes.
  • the signal changes from one High (“1"), reference numeral 100, during the recessive state, goes low ("0"), 110, during the dominant state.
  • a test pulse 3b, 5b is applied to the data bus lines 3, 5.
  • the first and second stages 15, 17 simultaneously transmit test signals 3b, 5b to the first and second data bus lines 3, 5.
  • the voltage 3b on the first data bus line 3 (CAN-High) is increased and the voltage 5b on the second data bus 5 (CAN-Low) reduced - but for a shorter period than for the generation of the dominant state. Accordingly, a shorter "0" state also arises at the receiving input RX.
  • the very short turn-on of the two stages 15, 17 makes it possible to test the functionality of the transceiver while minimizing the disturbance on the data bus lines 3, 5 This is done by reading back the voltages from the data bus lines 3, 5 via the triggers 19, 21.
  • a voltage threshold is preferably defined in the two triggers 19, 21. When the voltage threshold is undershot or exceeded by the voltage on the data bus lines 3, 5, an abort of the transmission of the test pulse is preferably carried out, for which purpose the stages 15, 17 are activated accordingly.
  • the test signal 3b, 5b is so short in time that it does not fall within the sampling period of other subscribers in the data bus arrangement.
  • the test signal on the data bus lines 3, 5 can be well identified and does not interfere with the other participants.
  • FIG. 3 shows a self-test of the transceiver according to the invention, wherein test signals 3c, 5c, 3d, 5d from the stages 15, 17 are not applied simultaneously to the data bus lines 3, 5 become.
  • a test signal 3c, 5c is transmitted from the first stage 17 and the second stage 19 to the first data bus line 3 and the second data bus line 5, so that the voltage 3c, 5c on the data bus lines 3, 5 is increased.
  • a test signal 3d, 5d is transmitted from the first stage 17 and the second stage 19 for the first data bus line 3 and the second data bus line 5, so that the voltage 3d, 5d is respectively reduced on the data bus lines 3, 5.
  • an excess of threshold value 120 occurs during the test signal when the voltage on the first data bus lines 3, 5 is undershot and below a threshold value 130 during the test signal when the voltage on the data bus lines 3, 5 is reduced the comparators are caused by falling below or exceeding the threshold values 120, 130, is preferably used to cancel the transmission of the respective test signal in order not to generate unnecessary disturbances on the data bus lines 3, 5.
  • the comparators are preferably configurable in order to be able to set the optimum voltage threshold.
  • FIG. 4 shows the superimposition of a test pulse with dominant bits of other receivers, the test signals for increasing and decreasing the voltage not being simultaneously applied to the data bus lines 3, 5, respectively.
  • the superimposition of a test signal is shown by an increase of the voltage on the data bus lines 3,5, while on the right side in Figs. 4e-h the superposition represented by a reduction of the voltage.
  • the time is shown on the X-axis and the voltage on the Y-axes.
  • FIG. 4a a conventional signal transmission for the generation of a dominant bit 3a, 5a to the data bus lines 3, 5 shown, wherein on the first data bus line 3 (CAN-H line), the voltage is increased 3a and on the second data bus 5 (CAN -L line), the voltage 5a is reduced.
  • FIG. 4b shows a test signal 3c, 5c generated by the first stage 15 and the second stage 17. The test signal 3c, 5c can be seen on both data bus lines 3, 5.
  • FIG. 4c shows the superimposition of the signals from FIGS. 4a and 4b.
  • the voltage is applied to the receive input RX, wherein during the recessive state 100, a "1" is present and during the dominant state 110 a "0".
  • test signal 3d, 5d generated by the first and the second stage 15, 17 leads to a reduction of the voltage on the data bus lines 3, 5 and dominant bit is superimposed.
  • the test signal is not visible at the receive input RX.
  • the transceiver can be tested during operation on its functionality, without that the signals are disturbed on the data bus lines 3,5.
  • 3c boosts voltage on the first data bus during a test pulse as it passes through the first stage 15 5c increases voltage on the second data bus during a test pulse as it passes through the second stage 17 3d Reduced voltage on the first data bus during a test pulse on transmission through the first stage 15 5d reduced voltage on the second data bus during a test pulse when transmitted through the second stage 17th

Abstract

La présente invention concerne un procédé d'autotest d'une transmission de signaux pour la communication dans un agencement de bus de données. L'agencement de bus de données comprend une première ligne de bus de données (3) et un émetteur-récepteur (1), l'émetteur-récepteur (1) comprenant un premier étage (15) et le premier étage (15) étant relié à la première ligne de bus de données (3). Le procédé comprend la réalisation des étapes suivantes : - le transfert d'un premier signal de test du premier étage (15) à la première ligne de bus de données (3), - la mesure d'un premier niveau de tension (3b-d) sur la première ligne de bus de données (3), - la comparaison du premier niveau de tension (3b-d) mesuré à un premier niveau de tension de consigne et - le fait de déterminer si le premier étage (15) est opérationnel au moyen du résultat de la comparaison. La présente invention concerne en outre un agencement de bus de données et une utilisation.
PCT/EP2018/084924 2017-12-20 2018-12-14 Procédé d'autotest, agencement de bus de données et utilisation WO2019121383A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102017223417.2 2017-12-20
DE102017223417.2A DE102017223417A1 (de) 2017-12-20 2017-12-20 Verfahren zum Selbsttest, Datenbusanordnung und Verwendung

Publications (1)

Publication Number Publication Date
WO2019121383A1 true WO2019121383A1 (fr) 2019-06-27

Family

ID=64899287

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2018/084924 WO2019121383A1 (fr) 2017-12-20 2018-12-14 Procédé d'autotest, agencement de bus de données et utilisation

Country Status (2)

Country Link
DE (1) DE102017223417A1 (fr)
WO (1) WO2019121383A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3761569B1 (fr) * 2019-07-03 2023-03-01 Nxp B.V. Détection de trame d'erreur dans un bus can

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10349600A1 (de) * 2002-10-25 2004-05-13 Infineon Technologies Ag Verfahren zur Überprüfung von Leitungsfehlern in einem Bussystem und Bussystem
DE102012014724B3 (de) * 2012-04-14 2013-09-12 Volkswagen Aktiengesellschaft Vorrichtung, Verfahren und Computerprogramm zum Betreiben eines Datenbussystems eines Kraftfahrzeugs
EP2688246A1 (fr) * 2012-07-16 2014-01-22 ELMOS Semiconductor AG Procédé de fonctionnement d'un transpondeur d'un participant à bus connecté à un bus de données
EP3148154A1 (fr) * 2015-09-28 2017-03-29 Nxp B.V. Dispositif can (controller area network) et procédé de régulation de trafic can

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10349600A1 (de) * 2002-10-25 2004-05-13 Infineon Technologies Ag Verfahren zur Überprüfung von Leitungsfehlern in einem Bussystem und Bussystem
DE102012014724B3 (de) * 2012-04-14 2013-09-12 Volkswagen Aktiengesellschaft Vorrichtung, Verfahren und Computerprogramm zum Betreiben eines Datenbussystems eines Kraftfahrzeugs
EP2688246A1 (fr) * 2012-07-16 2014-01-22 ELMOS Semiconductor AG Procédé de fonctionnement d'un transpondeur d'un participant à bus connecté à un bus de données
EP3148154A1 (fr) * 2015-09-28 2017-03-29 Nxp B.V. Dispositif can (controller area network) et procédé de régulation de trafic can

Also Published As

Publication number Publication date
DE102017223417A1 (de) 2019-06-27

Similar Documents

Publication Publication Date Title
DE102007056234B4 (de) Spannungsversorgungseinheit zur Diagnose einer in einem Kommunikationssystem auftretenden elektrischen Unterbrechung und die Spannungsversorgungseinheit verwendende Vorrichtung
DE102008002946B4 (de) Verfahren zum Detektieren eines Fehlers auf einer Datenleitung
DE102016107923B4 (de) Detektion eines ECU-Erdungsfehlers mit Spannungsmessungen am CAN-Bus
DE102011120872B4 (de) Verfahren zur Nachrichtenübertragungs-Deaktivierungsprüfung eines Controllerbereichsnetzes
DE102014107756B4 (de) Überstromdetektion für Busleitungstreiber
DE102015108342A1 (de) Verfahren und vorrichtung zur leitungsunterbrechungsfehlerdetektion und -diagnose in einem controller area network
EP3493479B1 (fr) Procédé d'alimentation de flux d'adressage au moyen des n uds de bus d'un système de bus de données série et n uds de bus pour un tel système de bus de données
WO2017080938A1 (fr) Dispositif et procédé de suppression sélective d'oscillations de bus lors de la réception de données par le biais d'un système de bus
DE102017212682A1 (de) Kommunikationseinrichtung
EP3496341B1 (fr) Procédé de commande d'un système de base de données série et noeuds de bus pour un tel système de base de données
EP3886372B1 (fr) Procédé et dispositif de commande de composants électriques et/ou électroniques d'un module de véhicule à moteur
DE102018104591B4 (de) Verfahren zum Erkennen eines Verbindungsfehlers in einem Bussystem
EP3108603A1 (fr) Poste utilisateur pour système de bus et procédé d'augmentation du débit de données d'un système de bus
DE19726538C1 (de) Verfahren und Schaltungsanordnung zur Überprüfung von Leitungsfehlern in einem Zweidraht-Bus-System
EP2394400B1 (fr) Unité de traitement d'état configurable pour systèmes de capteurs/actionneurs
WO2019121383A1 (fr) Procédé d'autotest, agencement de bus de données et utilisation
DE102020128430A1 (de) Feldbussystem mit umschaltbarer slew-rate
DE10225556A1 (de) Verfahren und Schaltungsanordnung zum Erfassen des Masseversatzes von Teilen eines vernetzten Systems
EP1733284B1 (fr) Commande d'execution de fonctions sur des appareils qui interagissent les uns avec les autres
EP4035314A1 (fr) Dispositif esclave, système de bus et procédés
EP3665869A1 (fr) Dispositif d'émission/réception pour systeme de bus et procédé de réduction de la tendance à osciller entre differents états binaires
DE102011089397B4 (de) Verfahren zum Überwachen eines adaptiven Netzwerks
EP2435915B1 (fr) Réduction du délai de réaction dans un système de surveillance d'un calculateur fonctionnel
DE102015222248A1 (de) Verfahren und Steuergerät zum Inbetriebnehmen einer in einer Daisy-Chain-Topologie gestalteten Sensorserienschaltung, Sensorserienschaltung in Daisy-Chain-Topologie und Rückhaltemittel
WO2019211825A1 (fr) Circuit conçu pour un système de bus et procédé pour faire fonctionner un circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18826255

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18826255

Country of ref document: EP

Kind code of ref document: A1