WO2019049745A1 - Electronic device - Google Patents
Electronic device Download PDFInfo
- Publication number
- WO2019049745A1 WO2019049745A1 PCT/JP2018/031927 JP2018031927W WO2019049745A1 WO 2019049745 A1 WO2019049745 A1 WO 2019049745A1 JP 2018031927 W JP2018031927 W JP 2018031927W WO 2019049745 A1 WO2019049745 A1 WO 2019049745A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- module
- cpu
- board
- connection
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
Definitions
- the present invention relates to an electronic device.
- Patent Document 1 it is assumed that the first substrate on which the first processor is mounted, the second substrate on which the second processor is mounted, and the first substrate and the second substrate are both substantially vertical. And a connector for connecting in such a manner as described above.
- the present invention has been made in view of the above-described problems, and provides an electronic device capable of suppressing an increase in the size of the entire device even if the number of mounted electronic components increases.
- An electronic device includes a first substrate, and a second substrate removably connected to the surface of the first substrate, the second substrate having a first surface
- a connection connector to which an electronic component can be connected is provided on both sides of the second surface.
- the increase in the size of the entire device can be suppressed even if the number of electronic components mounted is increased.
- FIG. 1st Embodiment It is a figure which shows the minimum structure of the electronic device by 1st Embodiment. It is a perspective view showing a schematic structure of a server by a 2nd embodiment. It is a perspective view which shows the internal structure of the server by 2nd Embodiment. It is a side view which shows the internal structure of the server by 2nd Embodiment. It is a top view which shows the internal structure of the server by 2nd Embodiment. It is sectional drawing which shows the structure of the 2nd board
- FIG. 1 is a view showing the minimum configuration of the electronic device according to the first embodiment.
- the electronic device 5 should just be equipped with the 1st board
- the second substrate 2 is detachably connected to the surface of the first substrate 1.
- the connection connector 3 is provided on both the first surface 2 a and the second surface 2 b of the second substrate 2.
- the connector 3 can connect the electronic component 4.
- the electronic device 5 can mount the electronic component 4 on the first surface 2 a and the second surface 2 b of the second substrate 2. As a result, even if the number of electronic components 4 to be mounted increases, the enlargement of the electronic device 5 can be suppressed.
- FIG. 2 is a perspective view showing a schematic configuration of a server according to the second embodiment.
- FIG. 3 is a perspective view showing the internal configuration of the server according to the second embodiment.
- FIG. 4 is a side view showing the internal configuration of the server according to the second embodiment.
- FIG. 5 is a plan view showing the internal configuration of the server according to the second embodiment.
- FIG. 6 is a cross-sectional view showing the configuration of a second substrate according to the second embodiment.
- the server (electronic device) 10 includes a housing 11, a main board (first board) 12, a CPU module 20, a control module 30, a CPU connection board 50, and a card connection board. 60 and a card module 40.
- the housing 11 has a hollow box shape, and accommodates therein the main board 12, the CPU module 20, the control module 30, the CPU connection substrate 50, the card connection substrate 60, and the card module 40.
- the housing 11 is housed in a server rack (not shown).
- the housing 11 includes, for example, a fan unit 18 on the front end 11 f side.
- the fan unit 18 sends cooling air in the front-rear direction D1 from the front end 11f of the housing 11 toward the rear end 11r.
- the main board 12 is flat and disposed along the top surface of the bottom plate 11 c of the housing 11. As shown in FIGS. 3 to 5, the main board 12 is provided with base connectors 15A and 15B on its upper surface.
- the CPU module 20 is detachably connected to the base connector 15A.
- the control module 30 is detachably connected to the base connector 15B.
- a plurality of base connectors 15A and 15B are provided at intervals in the width direction D2 of the housing 11 orthogonal to the front-rear direction D1 connecting the front end 11f and the rear end 11r of the housing 11 (for example, 4) are arranged.
- the CPU module 20 includes a module substrate (second substrate) 21, a CPU (Central Processing Unit: processor) 22, sockets (connection connectors) 23 and 24, and memories (electronic components) 25 and 26.
- a module substrate second substrate
- CPU Central Processing Unit
- sockets connection connectors
- memories electronic components
- the module substrate 21 has a substantially rectangular plate shape, has a first surface 21 a on one side, and has a second surface 21 b on the opposite side to the first surface 21 a.
- the module substrate 21 is disposed on the main board 12 orthogonal to the top surface of the main board 12.
- the module substrate 21 is disposed along the longitudinal direction D1 along the longitudinal direction and along the vertical direction D3 orthogonal to the top surface of the main board 12 along the short direction.
- the module substrate 21 has a first connection terminal (connection terminal portion) 27 to the main board 12 at the outer peripheral portion.
- the first connection terminal 27 protrudes downward from the lower end of the substrate front end 21 f on the side of the front end 11 f of the housing 11 in the module substrate 21.
- the first connection terminal 27 is disposed on the module substrate 21 at a position different from the longitudinal center portion where the CPU 22 and the memory 25 described later are provided.
- the first connection terminal 27 is detachably connected to the base connector 15A on the upper surface of the main board 12.
- the module substrate 21 is connected to the upper surface (surface) of the main board 12 so as to be insertable and removable along the vertical direction D3.
- the module substrate 21 With the first connection terminal 27 connected to the base connector 15A, the module substrate 21 is positioned in a plane perpendicular to the top surface of the main board 12. For example, the surfaces 21 a and 21 b of the module substrate 21 are orthogonal to the top surface of the main board 12. The plurality of module substrates 21 are positioned in parallel with each other at an interval in the width direction D2.
- the module substrate 21 has a step-like notch 21 k at the lower part of the substrate rear end 21 r on the rear end 11 r side of the housing 11.
- the module substrate 21 has a second connection terminal 28 and a third connection terminal 29 in the notch 21 k.
- the second connection terminal 28 is disposed at an interval in the vertical direction D3 with respect to the upper surface of the main board 12 in a state where the module board 21 is connected to the main board 12.
- the third connection terminal 29 is disposed closer to the substrate rear end 21 r of the housing 11 than the second connection terminal 28.
- the third connection terminal 29 is arranged at an interval in the vertical direction D3 with respect to the upper surface of the main board 12 in a state in which the module board 21 is connected to the main board 12.
- the distance between the third connection terminal 29 and the upper surface of the main board 12 is larger than the distance between the second connection terminal 28 and the upper surface of the main board 12.
- the CPU 22 is disposed at the central portion in the longitudinal direction and the lateral direction of the first surface 21 a of the module substrate 21.
- the CPU 22 is provided with a heat sink 19 on the side opposite to the side facing the module substrate 21.
- a plurality of sockets 23 are disposed on the first surface 21 a of the module substrate 21.
- the plurality of sockets 23 are disposed on both sides of the CPU 22 in the vertical direction D3 (the short direction of the module substrate 21).
- the memory 25 is disposed on the first surface 21 a of the module substrate 21.
- the memory 25 is inserted into and removed from the socket 23 provided on the first surface 21 a of the module substrate 21 in the direction orthogonal to the first surface 21 a of the module substrate 21.
- the memory 25 is a substantially rectangular plate, and is disposed with its thickness direction aligned with the vertical direction D3 and its longitudinal direction aligned with the front-rear direction D1.
- a plurality of sockets 24 are disposed on the second surface 21 b of the module substrate 21.
- the sockets 24 are respectively disposed on both sides in the vertical direction D3 (the lateral direction of the module substrate 21) at the central portion in the longitudinal direction of the module substrate 21.
- the socket 24 is disposed to face the socket 23 disposed on the first surface 21 a of the module substrate 21.
- the memory 26 is disposed on the second surface 21 b of the module substrate 21.
- the memory 26 can be inserted into and removed from the socket 24 provided on the second surface 21 b of the module substrate 21 in the direction orthogonal to the second surface 21 b of the module substrate 21.
- the memory 26 is in the form of a substantially rectangular plate, and the thickness direction thereof is aligned with the vertical direction D3 in the housing 11, and the longitudinal direction thereof is aligned with the front-rear direction D1.
- the socket 23 provided on the first surface 21 a of the module substrate 21 and the socket 24 provided on the second surface 21 b of the module substrate 21 are provided at positions mutually offset in the vertical direction D3 with respect to the module substrate 21. .
- the sockets 24 provided on the second surface 21 b of the module substrate 21 are provided between the sockets 23 adjacent to each other on the first surface 21 a of the module substrate 21.
- the module substrate 21 has a widening portion 21 w wider at both ends in the longitudinal direction at the central portion in the longitudinal direction.
- the CPU 22 and the socket 23 (memory 25) described above are arranged in the area where the wide portion 21w is formed in the longitudinal direction (front-rear direction D1) of the module substrate 21. That is, in the module board 21, in the part where the CPU 22 and the memory 25 are provided, the dimensions of the module board 21 in the insertion / removal direction (vertical direction D3) of the module board 21 with respect to the main board 12 large. For example, in the module substrate 21, the width in the vertical direction D3 of the portion where the CPU 22 and the memory 25 are provided is wider than the width of the other portions. As described above, by arranging the CPU 22 and the socket 23 in the area where the wide part 21 w is formed, the arrangement space for the CPU 22 and the socket 23 is secured while suppressing the height of the module substrate 21.
- the CPU 22 and the memory 25 are arranged along the insertion / removal direction (vertical direction D3) of the module substrate 21.
- the plate-like memory 25 is located along the flow of the cooling air generated by the fan unit 18 and does not obstruct the flow of the cooling air that cools the CPU 22.
- the control module 30 includes a control substrate 31 and various electronic components (not shown) mounted on the control substrate 31.
- the control substrate 31 has a substantially rectangular plate shape.
- the control board 31 is disposed on the main board 12 so as to be orthogonal to the upper surface of the main board 12.
- the control substrate 31 is disposed along the longitudinal direction D1 in the longitudinal direction and along the vertical direction D3 in the lateral direction.
- the control board 31 has a connection terminal 32 to the main board 12 at the outer peripheral portion.
- the connection terminal 32 protrudes downward from the lower end of the substrate end 32 f on the front end 11 f side of the housing 11 in the control substrate 31.
- the connection terminal 32 is detachably connected to the base connector 15 B on the top surface of the main board 12.
- the control board 31 is connected to the upper surface of the main board 12 so as to be insertable and removable along the vertical direction D3.
- the control board 31 With the connection terminals 32 connected to the base connector 15 B, the control board 31 is located in a plane orthogonal to the top surface of the main board 12.
- the surface of the control board 31 is orthogonal to the top surface of the main board 12.
- the plurality of control boards 31 are positioned in parallel with each other at an interval in the width direction D2.
- One control board 31 is provided as a pair for one module board 21.
- the control substrate 31 is disposed adjacent to the module substrate 21.
- the CPU connection substrate 50 is disposed in parallel to the main board 12.
- the CPU connection substrate 50 has a substantially rectangular plate shape.
- the CPU connection substrate 50 is disposed with the longitudinal direction in the width direction D2 and the short direction in the front-rear direction D1.
- the CPU connection substrate 50 has smaller length dimensions in the front-rear direction D1 and the width direction D2 than the main board 12. That is, the CPU connection board 50 is smaller than the main board 12.
- the CPU connection board 50 opposes the main board 12 in the vertical direction D3.
- the entire surface of the CPU connection substrate 50 faces the main board 12. Further, the CPU connection substrate 50 is offset from the main board 12 and the card connection substrate 60 in the front-rear direction D1 along the surface of the main board 12.
- the CPU connection board 50 connects a plurality of module boards 21 to each other.
- the CPU connection substrate 50 is provided with a plurality of substrate connectors 51 arranged on the top surface at intervals in the width direction D2.
- the second connection terminal 28 of each module board 21 is detachably connected in the vertical direction D3.
- the CPU connection board 50 electrically connects the CPUs 22 mounted on a plurality of module boards 21.
- the card connection board 60 is disposed in parallel with the main board 12.
- the card connection substrate 60 is provided at a position where a part of the surface 60 f on the front end 11 f side of the housing 11 faces a part of the main board 12.
- a surface 60r on the rear end 11r side of the housing 11 extends further rearward than the main board 12. In this manner, the card connection substrate 60 is offset from the main board 12 in the front-rear direction D1 along the surface of the main board 12.
- the card connection board 60 is connected to the module board 21 behind the position of the CPU 22 of the module board 21.
- the card connection boards 60 have different positions in the vertical direction D3 (direction of insertion and removal with respect to the module board 21) with respect to the main board 12 and the CPU connection board 50.
- the card connection substrate 60 includes a plurality of substrate connectors 61 disposed on the top surface of the housing 11 on the front end 11 f side with an interval in the width direction D 2.
- the third connection terminal 29 of each module board 21 is detachably connected in the vertical direction D3.
- the card connection substrate 60 includes a plurality of card slots 62 disposed on the upper surface of the rear end 11r side of the housing 11 at intervals in the width direction D2. Each card slot 62 is connected with a card substrate 41 of a card module 40 described later.
- the main board 12 is connected to the module substrate 21 at the first connection terminal 27 in front of the position of the CPU 22 of the module substrate 21.
- the CPU connection substrate 50 and the card connection substrate 60 are connected to the module substrate 21 at the second connection terminals 28 and the third connection terminals 29 behind the position of the CPU 22 of the module substrate 21.
- the module board 21 is connected to the main board 12 on the upstream side in the flow direction of the cooling air by the fan unit 18.
- the CPU connection substrate 50 and the card connection substrate 60 are disposed downstream of the position of the CPU 22 in the flow direction of the cooling air by the fan unit 18.
- the card module 40 includes a card substrate 41 and various electronic components (not shown) mounted on the card substrate 41.
- the card module 40 configures, for example, an expansion card such as a PCI (Peripheral Component Interconnect) card.
- PCI Peripheral Component Interconnect
- the card substrate 41 has a substantially rectangular plate shape.
- the card substrate 41 is disposed on the card connection substrate 60 orthogonal to the upper surface of the card connection substrate 60.
- the card substrate 41 is disposed with the longitudinal direction along the longitudinal direction D1 and the short direction along the vertical direction D3.
- the card substrate 41 has a substrate connection terminal 42 to the card connection substrate 60 at the outer peripheral portion.
- the substrate connection terminal 42 protrudes downward from the lower end of the substrate end 41 r on the side of the rear end 11 r of the housing 11 in the card substrate 41.
- the board connection terminal 42 is detachably connected to the card slot 62 on the upper surface of the card connection board 60.
- the card substrate 41 is connected to the upper surface of the card connection substrate 60 so as to be insertable in and removable from in the vertical direction D3.
- the card substrate 41 With the substrate connection terminal 42 connected to the card slot 62, the card substrate 41 is positioned in a plane orthogonal to the upper surface of the main board 12.
- the surface of the card substrate 41 is orthogonal to the upper surface of the main board 12.
- the plurality of card substrates 41 are positioned in parallel with each other at an interval in the width direction D2.
- the server 10 may normally use two sets of the CPU module 20, the control module 30, and the card module 40 among the four sets.
- the remaining two sets of the CPU module 20, the control module 30, and the card module 40 among the four sets may be reserved (for backup). That is, the remaining two sets of CPU module 20, control module 30, and card module 40 are used only when one of the two sets of CPU module 20, control module 30, and card module 40 used in normal operation has failed, etc. It may be done.
- the CPU module 20 the control module 30, and the card module 40
- all of the CPU module 20 and the card module 40 are normally used, and a part of the control module 30 is normally used. It may be divided into At least one set of the CPU module 20, the control module 30, and the card module 40 to be reserved may be used, and the remaining three sets may be normally used.
- the module substrate 21 has sockets 23 and 24 to which the memories 25 and 26 can be connected on both the first surface 21a and the second surface 21b.
- the module substrate 21 has sockets 23 and 24 to which the memories 25 and 26 can be connected on both the first surface 21a and the second surface 21b.
- the socket 23 provided on the first surface 21a of the module substrate 21 and the socket 24 provided on the second surface 21b of the module substrate 21 are provided at mutually offset positions with respect to the module substrate 21. It is done.
- the socket 23 and the socket 24 are provided, for example, at mutually offset positions in the vertical direction (height direction) D3 of the surface of the module substrate 21.
- one module board 21 is provided in a portion where two adjacent module boards 21 face each other. Interference between the memory 25 mounted on the first surface 21 a and the memory 26 mounted on the second surface 21 b of the other module substrate 21 can be suppressed. As a result, the distance between the module substrates 21 can be narrowed, and the enlargement of the server 10 can be suppressed.
- a plurality of sockets 23 and 24 are provided on the first surface 21a and the second surface 21b of the module substrate 21, respectively.
- the number of memories 25 and 26 mounted on both sides of the module substrate 21 can be increased.
- the module substrate 21 includes a CPU 22 and memories 25 disposed on both sides of the CPU 22, respectively. Thereby, in each module substrate 21, the line length of the wiring pattern connecting the CPU 22 and the memory 25 can be suppressed. Furthermore, the module substrate 21 includes the memory 26 on the second surface 21 b opposite to the first surface 21 a on which the CPU 22 is mounted. Thereby, in each module substrate 21, the line length of the wiring pattern connecting the CPU and the memory 26 can be suppressed. Further, if the CPU module 20 is attached to and detached from the main board 12, the CPU 22 and the memories 25 and 26 can be replaced simultaneously, thereby enhancing maintainability.
- At least one of the plurality of module substrates 21 is reserved. Thereby, the redundancy of the server 10 can be enhanced. Further, by providing a plurality of module substrates 21, each module substrate 21 can be functioned independently.
- the CPU 22 and the memory 25 are arranged along the insertion / removal direction (vertical direction D3) of the module substrate 21.
- the CPU 22 and the memory 25 are arranged at different heights in the vertical direction D3. Thereby, it is possible to prevent the memory 25 from blocking the cooling air generated in the direction along the surface of the main board 12 and generated by the fan unit 18. As a result, the cooling performance of the CPU 22 is enhanced.
- the portion where the CPU 22 and the memory 25 are provided has a larger dimension of the module substrate 21 in the insertion and removal direction of the module substrate 21 than the other portions of the module substrate 21.
- the CPU 22 and the memory 25 can be disposed while suppressing the height of the module substrate 21 by increasing the width of the module substrate 21 in the portion where the CPU 22 and the memory 25 are provided.
- the module substrate 21 has the first connection terminal 27 to the main board 12 at the outer peripheral portion of the module substrate 21.
- the module board 21 has a first connection terminal 27 to the main board 12 at a portion facing the main board 12 of the outer peripheral portion of the module board 21.
- the module board 21 can be easily attached to and detached from the main board 12.
- the first connection terminal 27 is provided on the module substrate 21 at a position different from that of the wide portion 21w in which the CPU 22 and the memory 25 are provided.
- the first connection terminal 27 is provided at a position different from the position where the widened portion 21 w is provided in the front-rear direction D1 of the module substrate 21.
- the server 10 includes the CPU module 20, the control module 30, and the card module 40 on the main board 12.
- the server 10 includes the CPU connection board 50 and the card connection board 60.
- the CPU connection board 50 and the card connection board 60 are not essential components, and the functions of the CPU connection board 50 and the card connection board 60 May be provided on the main board 12. In addition to this, it is possible to select the configuration described in the above-described embodiment or to appropriately change it to another configuration without departing from the gist of the present invention.
- the increase in the size of the entire device can be suppressed even if the number of electronic components mounted is increased.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Combinations Of Printed Boards (AREA)
- Mounting Of Printed Circuit Boards And The Like (AREA)
Abstract
Provided is an electronic device comprising a first substrate and a second substrate insertably and removably connected to the surface of the first substrate, the second substrate having a connection connector by which an electronic component can connect to both a first surface and a second surface.
Description
本発明は、電子機器に関する。
The present invention relates to an electronic device.
特許文献1には、第1のプロセッサを搭載した第1の基板と、第2のプロセッサを搭載した第2の基板と、第1の基板と第2の基板とを両基板面がほぼ垂直となるように接続するコネクタと、を備えた情報処理装置の基板実装構造が開示されている。
In Patent Document 1, it is assumed that the first substrate on which the first processor is mounted, the second substrate on which the second processor is mounted, and the first substrate and the second substrate are both substantially vertical. And a connector for connecting in such a manner as described above.
特許文献1に開示された情報処理装置をはじめとする各種の電子機器の性能向上等にともない、基板に実装する電子部品の数は増える傾向にある。特許文献1に開示されたような構成で、基板に実装する電子部品の数を増やそうとすると、第1、第2の基板の大型化、第1の基板に接続する第2の基板の枚数の増加等を招く。その結果、電子機器全体の大型化に繋がってしまう。
With the performance improvement of various electronic devices including the information processing apparatus disclosed in Patent Document 1, the number of electronic components mounted on a substrate tends to increase. In the configuration as disclosed in Patent Document 1, when trying to increase the number of electronic components mounted on a substrate, the first and second substrates are enlarged, and the number of second substrates connected to the first substrate is increased. Cause an increase etc. As a result, it leads to upsizing of the whole electronic device.
本発明は上述のような課題に鑑みてなされたものであり、実装する電子部品の数が増えても、機器全体の大型化を抑えることができる電子機器を提供する。
The present invention has been made in view of the above-described problems, and provides an electronic device capable of suppressing an increase in the size of the entire device even if the number of mounted electronic components increases.
本発明の一態様の電子機器は、第1の基板と、前記第1の基板の表面に挿抜可能に接続される第2の基板と、を備え、前記第2の基板は、第1面と第2面との双方に、電子部品が接続可能な接続コネクタを有している。
An electronic device according to an aspect of the present invention includes a first substrate, and a second substrate removably connected to the surface of the first substrate, the second substrate having a first surface A connection connector to which an electronic component can be connected is provided on both sides of the second surface.
本発明の電子機器では、実装する電子部品の数が増えても、機器全体の大型化を抑えることができる。
In the electronic device according to the present invention, the increase in the size of the entire device can be suppressed even if the number of electronic components mounted is increased.
本発明の複数の実施形態に関して図面を参照して以下に説明する。ただし、本実施形態に関して前述した一従来例と同一の部分に関しては、同一の名称を使用して詳細な説明は省略する。
Several embodiments of the present invention will be described below with reference to the drawings. However, the same name is used for the same part as that of the conventional example described above in the present embodiment, and the detailed description is omitted.
[第1の実施形態]
図1は、第1の実施形態による電子機器の最小構成を示す図である。
この図が示すように、電子機器5は、第1の基板1と、第2の基板2と、接続コネクタ3と、を少なくとも備えていればよい。
第2の基板2は、第1の基板1の表面に挿抜可能に接続される。接続コネクタ3は、第2の基板2の第1面2aと第2面2bとの双方に設けられる。接続コネクタ3は、電子部品4を接続可能である。 First Embodiment
FIG. 1 is a view showing the minimum configuration of the electronic device according to the first embodiment.
As this figure shows, theelectronic device 5 should just be equipped with the 1st board | substrate 1, the 2nd board | substrate 2, and the connection connector 3 at least.
Thesecond substrate 2 is detachably connected to the surface of the first substrate 1. The connection connector 3 is provided on both the first surface 2 a and the second surface 2 b of the second substrate 2. The connector 3 can connect the electronic component 4.
図1は、第1の実施形態による電子機器の最小構成を示す図である。
この図が示すように、電子機器5は、第1の基板1と、第2の基板2と、接続コネクタ3と、を少なくとも備えていればよい。
第2の基板2は、第1の基板1の表面に挿抜可能に接続される。接続コネクタ3は、第2の基板2の第1面2aと第2面2bとの双方に設けられる。接続コネクタ3は、電子部品4を接続可能である。 First Embodiment
FIG. 1 is a view showing the minimum configuration of the electronic device according to the first embodiment.
As this figure shows, the
The
この電子機器5は、第2の基板2の第1面2aと第2面2bとに電子部品4を実装可能としている。これにより、実装する電子部品4の数が増えても、電子機器5の大型化を抑えることができる。
The electronic device 5 can mount the electronic component 4 on the first surface 2 a and the second surface 2 b of the second substrate 2. As a result, even if the number of electronic components 4 to be mounted increases, the enlargement of the electronic device 5 can be suppressed.
[第2の実施形態]
図2は、第2の実施形態によるサーバの概略構成を示す斜視図である。図3は、第2の実施形態によるサーバの内部構成を示す斜視図である。図4は、第2の実施形態によるサーバの内部構成を示す側面図である。図5は、第2の実施形態によるサーバの内部構成を示す平面図である。図6は、第2の実施形態による第2の基板の構成を示す断面図である。
図2に示すように、サーバ(電子機器)10は、筐体11と、メインボード(第1の基板)12と、CPUモジュール20と、制御モジュール30と、CPU接続基板50と、カード接続基板60と、カードモジュール40と、を備える。 Second Embodiment
FIG. 2 is a perspective view showing a schematic configuration of a server according to the second embodiment. FIG. 3 is a perspective view showing the internal configuration of the server according to the second embodiment. FIG. 4 is a side view showing the internal configuration of the server according to the second embodiment. FIG. 5 is a plan view showing the internal configuration of the server according to the second embodiment. FIG. 6 is a cross-sectional view showing the configuration of a second substrate according to the second embodiment.
As shown in FIG. 2, the server (electronic device) 10 includes ahousing 11, a main board (first board) 12, a CPU module 20, a control module 30, a CPU connection board 50, and a card connection board. 60 and a card module 40.
図2は、第2の実施形態によるサーバの概略構成を示す斜視図である。図3は、第2の実施形態によるサーバの内部構成を示す斜視図である。図4は、第2の実施形態によるサーバの内部構成を示す側面図である。図5は、第2の実施形態によるサーバの内部構成を示す平面図である。図6は、第2の実施形態による第2の基板の構成を示す断面図である。
図2に示すように、サーバ(電子機器)10は、筐体11と、メインボード(第1の基板)12と、CPUモジュール20と、制御モジュール30と、CPU接続基板50と、カード接続基板60と、カードモジュール40と、を備える。 Second Embodiment
FIG. 2 is a perspective view showing a schematic configuration of a server according to the second embodiment. FIG. 3 is a perspective view showing the internal configuration of the server according to the second embodiment. FIG. 4 is a side view showing the internal configuration of the server according to the second embodiment. FIG. 5 is a plan view showing the internal configuration of the server according to the second embodiment. FIG. 6 is a cross-sectional view showing the configuration of a second substrate according to the second embodiment.
As shown in FIG. 2, the server (electronic device) 10 includes a
筐体11は、中空箱状で、内部に、メインボード12、CPUモジュール20、制御モジュール30、CPU接続基板50、カード接続基板60、及びカードモジュール40を収容する。筐体11は、図示しないサーバラックに収容される。筐体11は、例えば前端部11f側にファンユニット18を備えている。ファンユニット18は、筐体11の前端部11fから後端部11rに向かう前後方向D1に冷却風を送る。
The housing 11 has a hollow box shape, and accommodates therein the main board 12, the CPU module 20, the control module 30, the CPU connection substrate 50, the card connection substrate 60, and the card module 40. The housing 11 is housed in a server rack (not shown). The housing 11 includes, for example, a fan unit 18 on the front end 11 f side. The fan unit 18 sends cooling air in the front-rear direction D1 from the front end 11f of the housing 11 toward the rear end 11r.
メインボード12は、平板状で、筐体11の底板11cの上面に沿って配置される。
図3~図5に示すように、メインボード12は、その上面に、ベースコネクタ15A,15Bを備える。ベースコネクタ15Aは、CPUモジュール20が着脱可能に接続される。ベースコネクタ15Bは、制御モジュール30が着脱可能に接続される。本実施形態において、ベースコネクタ15A,15Bは、筐体11の前端部11fと後端部11rとを結ぶ前後方向D1に直交する筐体11の幅方向D2に間隔をあけて、複数個(例えば4個)ずつ配置されている。 Themain board 12 is flat and disposed along the top surface of the bottom plate 11 c of the housing 11.
As shown in FIGS. 3 to 5, themain board 12 is provided with base connectors 15A and 15B on its upper surface. The CPU module 20 is detachably connected to the base connector 15A. The control module 30 is detachably connected to the base connector 15B. In the present embodiment, a plurality of base connectors 15A and 15B are provided at intervals in the width direction D2 of the housing 11 orthogonal to the front-rear direction D1 connecting the front end 11f and the rear end 11r of the housing 11 (for example, 4) are arranged.
図3~図5に示すように、メインボード12は、その上面に、ベースコネクタ15A,15Bを備える。ベースコネクタ15Aは、CPUモジュール20が着脱可能に接続される。ベースコネクタ15Bは、制御モジュール30が着脱可能に接続される。本実施形態において、ベースコネクタ15A,15Bは、筐体11の前端部11fと後端部11rとを結ぶ前後方向D1に直交する筐体11の幅方向D2に間隔をあけて、複数個(例えば4個)ずつ配置されている。 The
As shown in FIGS. 3 to 5, the
CPUモジュール20は、モジュール基板(第2の基板)21と、CPU(Central Processing Unit:プロセッサ)22と、ソケット(接続コネクタ)23,24と、メモリ(電子部品)25,26と、を備える。
The CPU module 20 includes a module substrate (second substrate) 21, a CPU (Central Processing Unit: processor) 22, sockets (connection connectors) 23 and 24, and memories (electronic components) 25 and 26.
モジュール基板21は、略長方形状の板状をなし、一方の側に第1面21aを有し、第1面21aとは反対側に第2面21bを有している。モジュール基板21は、メインボード12上に、メインボード12の上面に直交して配置される。モジュール基板21は、長手方向を前後方向D1に沿わせ、短手方向をメインボード12の上面に直交する上下方向D3に沿わせて配置される。
The module substrate 21 has a substantially rectangular plate shape, has a first surface 21 a on one side, and has a second surface 21 b on the opposite side to the first surface 21 a. The module substrate 21 is disposed on the main board 12 orthogonal to the top surface of the main board 12. The module substrate 21 is disposed along the longitudinal direction D1 along the longitudinal direction and along the vertical direction D3 orthogonal to the top surface of the main board 12 along the short direction.
図4に示すように、モジュール基板21は、外周部に、メインボード12への第一接続端子(接続端子部)27を有している。この第一接続端子27は、モジュール基板21において、筐体11の前端部11f側の基板前端部21fの下端から下方に向かって突出する。第一接続端子27は、モジュール基板21において、後述するCPU22とメモリ25とが設けられる長手方向中央部とは異なる位置に配置される。第一接続端子27は、メインボード12の上面のベースコネクタ15Aに着脱可能に接続される。これにより、モジュール基板21は、メインボード12の上面(表面)に対し、上下方向D3に沿って挿抜可能に接続される。第一接続端子27をベースコネクタ15Aに接続させた状態で、モジュール基板21は、メインボード12の上面に直交する面内に位置する。例えば、モジュール基板21の面21a、21bは、メインボード12の上面と直交する。複数枚のモジュール基板21は、幅方向D2に間隔をあけて、互いに平行に位置する。
As shown in FIG. 4, the module substrate 21 has a first connection terminal (connection terminal portion) 27 to the main board 12 at the outer peripheral portion. The first connection terminal 27 protrudes downward from the lower end of the substrate front end 21 f on the side of the front end 11 f of the housing 11 in the module substrate 21. The first connection terminal 27 is disposed on the module substrate 21 at a position different from the longitudinal center portion where the CPU 22 and the memory 25 described later are provided. The first connection terminal 27 is detachably connected to the base connector 15A on the upper surface of the main board 12. Thus, the module substrate 21 is connected to the upper surface (surface) of the main board 12 so as to be insertable and removable along the vertical direction D3. With the first connection terminal 27 connected to the base connector 15A, the module substrate 21 is positioned in a plane perpendicular to the top surface of the main board 12. For example, the surfaces 21 a and 21 b of the module substrate 21 are orthogonal to the top surface of the main board 12. The plurality of module substrates 21 are positioned in parallel with each other at an interval in the width direction D2.
また、モジュール基板21は、筐体11の後端部11r側の基板後端部21rの下部に、階段状の切り欠き部21kを有する。モジュール基板21は、切り欠き部21kに、第二接続端子28と、第三接続端子29と、を有する。
第二接続端子28は、モジュール基板21をメインボード12に接続した状態で、メインボード12の上面に対して上下方向D3に間隔をあけて配置される。
第三接続端子29は、第二接続端子28よりも筐体11の基板後端部21r側に配置される。第三接続端子29は、モジュール基板21をメインボード12に接続した状態で、メインボード12の上面に対して上下方向D3に間隔をあけて配置される。さらに、第三接続端子29は、メインボード12の上面との間隔が、第二接続端子28におけるメインボード12の上面との間隔よりも大きい。 In addition, themodule substrate 21 has a step-like notch 21 k at the lower part of the substrate rear end 21 r on the rear end 11 r side of the housing 11. The module substrate 21 has a second connection terminal 28 and a third connection terminal 29 in the notch 21 k.
Thesecond connection terminal 28 is disposed at an interval in the vertical direction D3 with respect to the upper surface of the main board 12 in a state where the module board 21 is connected to the main board 12.
Thethird connection terminal 29 is disposed closer to the substrate rear end 21 r of the housing 11 than the second connection terminal 28. The third connection terminal 29 is arranged at an interval in the vertical direction D3 with respect to the upper surface of the main board 12 in a state in which the module board 21 is connected to the main board 12. Furthermore, the distance between the third connection terminal 29 and the upper surface of the main board 12 is larger than the distance between the second connection terminal 28 and the upper surface of the main board 12.
第二接続端子28は、モジュール基板21をメインボード12に接続した状態で、メインボード12の上面に対して上下方向D3に間隔をあけて配置される。
第三接続端子29は、第二接続端子28よりも筐体11の基板後端部21r側に配置される。第三接続端子29は、モジュール基板21をメインボード12に接続した状態で、メインボード12の上面に対して上下方向D3に間隔をあけて配置される。さらに、第三接続端子29は、メインボード12の上面との間隔が、第二接続端子28におけるメインボード12の上面との間隔よりも大きい。 In addition, the
The
The
図4、図6に示すように、CPU22は、モジュール基板21の第1面21aの長手方向及び短手方向の中央部に配置される。CPU22は、モジュール基板21と対面する側の反対側に、ヒートシンク19を備えている。
As shown in FIGS. 4 and 6, the CPU 22 is disposed at the central portion in the longitudinal direction and the lateral direction of the first surface 21 a of the module substrate 21. The CPU 22 is provided with a heat sink 19 on the side opposite to the side facing the module substrate 21.
ソケット23は、モジュール基板21の第1面21aに複数が配置される。複数のソケット23は、CPU22の上下方向D3(モジュール基板21の短手方向)両側にそれぞれ配置される。
メモリ25は、モジュール基板21の第1面21aに配置される。メモリ25は、モジュール基板21の第1面21aに設けられたソケット23に対し、モジュール基板21の第1面21aに直交する方向に挿抜される。メモリ25は、略長方形の板状で、その厚み方向を上下方向D3に一致させ、その長手方向を前後方向D1に一致させて配置される。 A plurality ofsockets 23 are disposed on the first surface 21 a of the module substrate 21. The plurality of sockets 23 are disposed on both sides of the CPU 22 in the vertical direction D3 (the short direction of the module substrate 21).
Thememory 25 is disposed on the first surface 21 a of the module substrate 21. The memory 25 is inserted into and removed from the socket 23 provided on the first surface 21 a of the module substrate 21 in the direction orthogonal to the first surface 21 a of the module substrate 21. The memory 25 is a substantially rectangular plate, and is disposed with its thickness direction aligned with the vertical direction D3 and its longitudinal direction aligned with the front-rear direction D1.
メモリ25は、モジュール基板21の第1面21aに配置される。メモリ25は、モジュール基板21の第1面21aに設けられたソケット23に対し、モジュール基板21の第1面21aに直交する方向に挿抜される。メモリ25は、略長方形の板状で、その厚み方向を上下方向D3に一致させ、その長手方向を前後方向D1に一致させて配置される。 A plurality of
The
ソケット24は、モジュール基板21の第2面21bに複数が配置される。ソケット24は、モジュール基板21の長手方向中央部において、上下方向D3(モジュール基板21の短手方向)両側にそれぞれ配置される。ソケット24は、モジュール基板21の第1面21aに配置されたソケット23と対向して配置される。
メモリ26は、モジュール基板21の第2面21bに配置される。メモリ26は、モジュール基板21の第2面21bに設けられたソケット24に対し、モジュール基板21の第2面21bに直交する方向に挿抜可能である。メモリ26は、略長方形の板状で、その厚み方向を筐体11内で上下方向D3に一致させ、その長手方向を前後方向D1に一致させて配置される。 A plurality ofsockets 24 are disposed on the second surface 21 b of the module substrate 21. The sockets 24 are respectively disposed on both sides in the vertical direction D3 (the lateral direction of the module substrate 21) at the central portion in the longitudinal direction of the module substrate 21. The socket 24 is disposed to face the socket 23 disposed on the first surface 21 a of the module substrate 21.
Thememory 26 is disposed on the second surface 21 b of the module substrate 21. The memory 26 can be inserted into and removed from the socket 24 provided on the second surface 21 b of the module substrate 21 in the direction orthogonal to the second surface 21 b of the module substrate 21. The memory 26 is in the form of a substantially rectangular plate, and the thickness direction thereof is aligned with the vertical direction D3 in the housing 11, and the longitudinal direction thereof is aligned with the front-rear direction D1.
メモリ26は、モジュール基板21の第2面21bに配置される。メモリ26は、モジュール基板21の第2面21bに設けられたソケット24に対し、モジュール基板21の第2面21bに直交する方向に挿抜可能である。メモリ26は、略長方形の板状で、その厚み方向を筐体11内で上下方向D3に一致させ、その長手方向を前後方向D1に一致させて配置される。 A plurality of
The
モジュール基板21の第1面21aに設けられるソケット23と、モジュール基板21の第2面21bに設けられるソケット24とは、モジュール基板21に対して互いに上下方向D3にずれた位置に設けられている。具体的には、モジュール基板21の第2面21bに設けられるソケット24は、モジュール基板21の第1面21aにおいて互いに隣り合うソケット23同士の間に設けられる。
The socket 23 provided on the first surface 21 a of the module substrate 21 and the socket 24 provided on the second surface 21 b of the module substrate 21 are provided at positions mutually offset in the vertical direction D3 with respect to the module substrate 21. . Specifically, the sockets 24 provided on the second surface 21 b of the module substrate 21 are provided between the sockets 23 adjacent to each other on the first surface 21 a of the module substrate 21.
図4に示すように、モジュール基板21は、長手方向の中央部に、長手方向両端部よりも下方に幅広の拡幅部21wを有している。上記のCPU22及びソケット23(メモリ25)は、モジュール基板21の長手方向(前後方向D1)において、拡幅部21wが形成された領域に配置される。すなわち、モジュール基板21において、CPU22とメモリ25とが設けられる部分は、モジュール基板21の他の部分よりも、モジュール基板21のメインボード12に対する挿抜方向(上下方向D3)におけるモジュール基板21の寸法が大きい。例えば、モジュール基板21において、CPU22とメモリ25とが設けられる部分の上下方向D3の幅は、他の部分の幅に対して広い。このように、拡幅部21wが形成された領域にCPU22及びソケット23を配置することで、モジュール基板21の高さを抑えつつ、CPU22及びソケット23の配置スペースが確保される。
As shown in FIG. 4, the module substrate 21 has a widening portion 21 w wider at both ends in the longitudinal direction at the central portion in the longitudinal direction. The CPU 22 and the socket 23 (memory 25) described above are arranged in the area where the wide portion 21w is formed in the longitudinal direction (front-rear direction D1) of the module substrate 21. That is, in the module board 21, in the part where the CPU 22 and the memory 25 are provided, the dimensions of the module board 21 in the insertion / removal direction (vertical direction D3) of the module board 21 with respect to the main board 12 large. For example, in the module substrate 21, the width in the vertical direction D3 of the portion where the CPU 22 and the memory 25 are provided is wider than the width of the other portions. As described above, by arranging the CPU 22 and the socket 23 in the area where the wide part 21 w is formed, the arrangement space for the CPU 22 and the socket 23 is secured while suppressing the height of the module substrate 21.
また、上記CPU22とメモリ25とは、モジュール基板21の挿抜方向(上下方向D3)に沿って配列される。これにより、板状のメモリ25は、ファンユニット18によって発生される冷却風の流れに沿って位置し、CPU22を冷却する冷却風の流れを阻害しない。
The CPU 22 and the memory 25 are arranged along the insertion / removal direction (vertical direction D3) of the module substrate 21. Thus, the plate-like memory 25 is located along the flow of the cooling air generated by the fan unit 18 and does not obstruct the flow of the cooling air that cools the CPU 22.
図3に示すように、制御モジュール30は、制御基板31と、制御基板31に実装された各種の電子部品(図示無し)と、を備える。
制御基板31は、略長方形状の板状をなしている。制御基板31は、メインボード12上に、メインボード12の上面に直交して配置される。制御基板31は、長手方向を前後方向D1に沿わせ、短手方向を上下方向D3に沿わせて配置される。 As shown in FIG. 3, thecontrol module 30 includes a control substrate 31 and various electronic components (not shown) mounted on the control substrate 31.
Thecontrol substrate 31 has a substantially rectangular plate shape. The control board 31 is disposed on the main board 12 so as to be orthogonal to the upper surface of the main board 12. The control substrate 31 is disposed along the longitudinal direction D1 in the longitudinal direction and along the vertical direction D3 in the lateral direction.
制御基板31は、略長方形状の板状をなしている。制御基板31は、メインボード12上に、メインボード12の上面に直交して配置される。制御基板31は、長手方向を前後方向D1に沿わせ、短手方向を上下方向D3に沿わせて配置される。 As shown in FIG. 3, the
The
制御基板31は、外周部に、メインボード12への接続端子32を有している。この接続端子32は、制御基板31において、筐体11の前端部11f側の基板端部32fの下端から下方に向かって突出する。接続端子32は、メインボード12の上面のベースコネクタ15Bに着脱可能に接続される。これにより、制御基板31は、メインボード12の上面に対し、上下方向D3に沿って挿抜可能に接続される。接続端子32をベースコネクタ15Bに接続させた状態で、制御基板31は、メインボード12の上面に直交する面内に位置する。例えば、制御基板31の面は、メインボード12の上面と直交する。複数枚の制御基板31は、幅方向D2に間隔をあけて、互いに平行に位置する。制御基板31は、一つのモジュール基板21に対して一枚が対となって設けられる。制御基板31は、モジュール基板21に隣り合って配置される。
The control board 31 has a connection terminal 32 to the main board 12 at the outer peripheral portion. The connection terminal 32 protrudes downward from the lower end of the substrate end 32 f on the front end 11 f side of the housing 11 in the control substrate 31. The connection terminal 32 is detachably connected to the base connector 15 B on the top surface of the main board 12. Thus, the control board 31 is connected to the upper surface of the main board 12 so as to be insertable and removable along the vertical direction D3. With the connection terminals 32 connected to the base connector 15 B, the control board 31 is located in a plane orthogonal to the top surface of the main board 12. For example, the surface of the control board 31 is orthogonal to the top surface of the main board 12. The plurality of control boards 31 are positioned in parallel with each other at an interval in the width direction D2. One control board 31 is provided as a pair for one module board 21. The control substrate 31 is disposed adjacent to the module substrate 21.
図3~図5に示すように、CPU接続基板50は、メインボード12と平行に配置される。CPU接続基板50は、略長方形状の板状をなしている。CPU接続基板50は、幅方向D2に長手方向を沿わせ、前後方向D1に短手方向を沿わせて配置される。CPU接続基板50は、メインボード12よりも前後方向D1及び幅方向D2の長さ寸法が小さい。すなわち、CPU接続基板50は、メインボード12よりも小さい。
CPU接続基板50は、メインボード12に対し、上下方向D3で対向する。CPU接続基板50は、全面がメインボード12と対向している。また、CPU接続基板50は、メインボード12及びカード接続基板60に対し、メインボード12の表面に沿った前後方向D1にずれている。
CPU接続基板50は、複数枚のモジュール基板21どうしを接続する。このため、CPU接続基板50は、上面に、幅方向D2に間隔をあけて配置された、複数の基板コネクタ51を備える。各基板コネクタ51は、各モジュール基板21の第二接続端子28が上下方向D3に着脱可能に接続される。CPU接続基板50は、複数枚のモジュール基板21に搭載されたCPU22同士を、電気的に接続する。 As shown in FIGS. 3 to 5, theCPU connection substrate 50 is disposed in parallel to the main board 12. The CPU connection substrate 50 has a substantially rectangular plate shape. The CPU connection substrate 50 is disposed with the longitudinal direction in the width direction D2 and the short direction in the front-rear direction D1. The CPU connection substrate 50 has smaller length dimensions in the front-rear direction D1 and the width direction D2 than the main board 12. That is, the CPU connection board 50 is smaller than the main board 12.
TheCPU connection board 50 opposes the main board 12 in the vertical direction D3. The entire surface of the CPU connection substrate 50 faces the main board 12. Further, the CPU connection substrate 50 is offset from the main board 12 and the card connection substrate 60 in the front-rear direction D1 along the surface of the main board 12.
TheCPU connection board 50 connects a plurality of module boards 21 to each other. For this reason, the CPU connection substrate 50 is provided with a plurality of substrate connectors 51 arranged on the top surface at intervals in the width direction D2. In each board connector 51, the second connection terminal 28 of each module board 21 is detachably connected in the vertical direction D3. The CPU connection board 50 electrically connects the CPUs 22 mounted on a plurality of module boards 21.
CPU接続基板50は、メインボード12に対し、上下方向D3で対向する。CPU接続基板50は、全面がメインボード12と対向している。また、CPU接続基板50は、メインボード12及びカード接続基板60に対し、メインボード12の表面に沿った前後方向D1にずれている。
CPU接続基板50は、複数枚のモジュール基板21どうしを接続する。このため、CPU接続基板50は、上面に、幅方向D2に間隔をあけて配置された、複数の基板コネクタ51を備える。各基板コネクタ51は、各モジュール基板21の第二接続端子28が上下方向D3に着脱可能に接続される。CPU接続基板50は、複数枚のモジュール基板21に搭載されたCPU22同士を、電気的に接続する。 As shown in FIGS. 3 to 5, the
The
The
カード接続基板60は、メインボード12と平行に配置される。カード接続基板60は、筐体11の前端部11f側の一部の面60fが、メインボード12の一部の面と対向する位置に設けられる。カード接続基板60は、筐体11の後端部11r側の面60rが、メインボード12よりも後方に延びている。このようにして、カード接続基板60は、メインボード12に対し、メインボード12の表面に沿った前後方向D1にずれている。
カード接続基板60は、モジュール基板21のCPU22の位置よりも後方においてモジュール基板21に接続される。カード接続基板60は、メインボード12及びCPU接続基板50に対し、上下方向D3(モジュール基板21に対する挿抜方向)において互いに位置が異なる。具体的には、カード接続基板60は、CPU接続基板50よりも、メインボード12との間隔が大きく配置される。
カード接続基板60は、筐体11の前端部11f側の上面に、幅方向D2に間隔をあけて配置された、複数の基板コネクタ61を備える。各基板コネクタ61は、各モジュール基板21の第三接続端子29が上下方向D3に着脱可能に接続される。
また、カード接続基板60は、筐体11の後端部11r側の上面に、幅方向D2に間隔をあけて配置された、複数のカードスロット62を備える。各カードスロット62は、後述するカードモジュール40のカード基板41が接続される。 Thecard connection board 60 is disposed in parallel with the main board 12. The card connection substrate 60 is provided at a position where a part of the surface 60 f on the front end 11 f side of the housing 11 faces a part of the main board 12. In the card connection substrate 60, a surface 60r on the rear end 11r side of the housing 11 extends further rearward than the main board 12. In this manner, the card connection substrate 60 is offset from the main board 12 in the front-rear direction D1 along the surface of the main board 12.
Thecard connection board 60 is connected to the module board 21 behind the position of the CPU 22 of the module board 21. The card connection boards 60 have different positions in the vertical direction D3 (direction of insertion and removal with respect to the module board 21) with respect to the main board 12 and the CPU connection board 50. Specifically, the distance between the card connection board 60 and the main board 12 is larger than that of the CPU connection board 50.
Thecard connection substrate 60 includes a plurality of substrate connectors 61 disposed on the top surface of the housing 11 on the front end 11 f side with an interval in the width direction D 2. In each board connector 61, the third connection terminal 29 of each module board 21 is detachably connected in the vertical direction D3.
In addition, thecard connection substrate 60 includes a plurality of card slots 62 disposed on the upper surface of the rear end 11r side of the housing 11 at intervals in the width direction D2. Each card slot 62 is connected with a card substrate 41 of a card module 40 described later.
カード接続基板60は、モジュール基板21のCPU22の位置よりも後方においてモジュール基板21に接続される。カード接続基板60は、メインボード12及びCPU接続基板50に対し、上下方向D3(モジュール基板21に対する挿抜方向)において互いに位置が異なる。具体的には、カード接続基板60は、CPU接続基板50よりも、メインボード12との間隔が大きく配置される。
カード接続基板60は、筐体11の前端部11f側の上面に、幅方向D2に間隔をあけて配置された、複数の基板コネクタ61を備える。各基板コネクタ61は、各モジュール基板21の第三接続端子29が上下方向D3に着脱可能に接続される。
また、カード接続基板60は、筐体11の後端部11r側の上面に、幅方向D2に間隔をあけて配置された、複数のカードスロット62を備える。各カードスロット62は、後述するカードモジュール40のカード基板41が接続される。 The
The
The
In addition, the
このようにして、メインボード12は、モジュール基板21のCPU22の位置よりも前方の第一接続端子27においてモジュール基板21に接続される。また、CPU接続基板50及びカード接続基板60は、モジュール基板21のCPU22の位置よりも後方の第二接続端子28、第三接続端子29において、モジュール基板21に接続される。
また、モジュール基板21は、ファンユニット18による冷却風の流れ方向の上流側で、メインボード12と接続される。CPU接続基板50及びカード接続基板60は、CPU22の位置よりも、ファンユニット18による冷却風の流れ方向の下流側に配置される。 Thus, themain board 12 is connected to the module substrate 21 at the first connection terminal 27 in front of the position of the CPU 22 of the module substrate 21. Further, the CPU connection substrate 50 and the card connection substrate 60 are connected to the module substrate 21 at the second connection terminals 28 and the third connection terminals 29 behind the position of the CPU 22 of the module substrate 21.
Also, themodule board 21 is connected to the main board 12 on the upstream side in the flow direction of the cooling air by the fan unit 18. The CPU connection substrate 50 and the card connection substrate 60 are disposed downstream of the position of the CPU 22 in the flow direction of the cooling air by the fan unit 18.
また、モジュール基板21は、ファンユニット18による冷却風の流れ方向の上流側で、メインボード12と接続される。CPU接続基板50及びカード接続基板60は、CPU22の位置よりも、ファンユニット18による冷却風の流れ方向の下流側に配置される。 Thus, the
Also, the
カードモジュール40は、カード基板41と、カード基板41に実装された各種の電子部品(図示無し)と、を備える。カードモジュール40は、例えば、PCI(Peripheral Component Interconnect)カード等の拡張カードを構成する。
The card module 40 includes a card substrate 41 and various electronic components (not shown) mounted on the card substrate 41. The card module 40 configures, for example, an expansion card such as a PCI (Peripheral Component Interconnect) card.
カード基板41は、略長方形状の板状をなしている。カード基板41は、カード接続基板60上に、カード接続基板60の上面に直交して配置される。カード基板41は、長手方向を前後方向D1に沿わせ、短手方向を上下方向D3に沿わせて配置される。
The card substrate 41 has a substantially rectangular plate shape. The card substrate 41 is disposed on the card connection substrate 60 orthogonal to the upper surface of the card connection substrate 60. The card substrate 41 is disposed with the longitudinal direction along the longitudinal direction D1 and the short direction along the vertical direction D3.
カード基板41は、外周部に、カード接続基板60への基板接続端子42を有している。この基板接続端子42は、カード基板41において、筐体11の後端部11r側の基板端部41rの下端から下方に向かって突出する。基板接続端子42は、カード接続基板60の上面のカードスロット62に着脱可能に接続される。これにより、カード基板41は、カード接続基板60の上面に対し、上下方向D3に沿って挿抜可能に接続される。基板接続端子42をカードスロット62に接続させた状態で、カード基板41は、メインボード12の上面に直交する面内に位置する。例えば、カード基板41の面は、メインボード12の上面と直交する。複数枚のカード基板41は、幅方向D2に間隔をあけて、互いに平行に位置する。
The card substrate 41 has a substrate connection terminal 42 to the card connection substrate 60 at the outer peripheral portion. The substrate connection terminal 42 protrudes downward from the lower end of the substrate end 41 r on the side of the rear end 11 r of the housing 11 in the card substrate 41. The board connection terminal 42 is detachably connected to the card slot 62 on the upper surface of the card connection board 60. Thereby, the card substrate 41 is connected to the upper surface of the card connection substrate 60 so as to be insertable in and removable from in the vertical direction D3. With the substrate connection terminal 42 connected to the card slot 62, the card substrate 41 is positioned in a plane orthogonal to the upper surface of the main board 12. For example, the surface of the card substrate 41 is orthogonal to the upper surface of the main board 12. The plurality of card substrates 41 are positioned in parallel with each other at an interval in the width direction D2.
上記したようなサーバ10において、CPUモジュール20、制御モジュール30及びカードモジュール40は、合計4組が配置されている。合計4組のCPUモジュール20、制御モジュール30及びカードモジュール40は、幅方向D2において、2組ずつが左右対称に配置されている。
また、例えば、サーバ10は、4組のうちの2組のCPUモジュール20、制御モジュール30及びカードモジュール40を、通常使用するようにしてもよい。この場合、サーバ10は、4組のうち、残る2組のCPUモジュール20、制御モジュール30及びカードモジュール40は、予備用(バックアップ用)としてもよい。すなわち、残る2組のCPUモジュール20、制御モジュール30及びカードモジュール40は、通常時に使用している2組のCPUモジュール20、制御モジュール30及びカードモジュール40のいずれかが故障したとき等にのみ使用されてもよい。また、例えば、CPUモジュール20、制御モジュール30及びカードモジュール40のうち、CPUモジュール20、及びカードモジュール40は、全てが通常使用され、制御モジュール30の一部が通常使用されるものと予備用とに区分けされてもよい。
なお、予備用とするCPUモジュール20、制御モジュール30及びカードモジュール40は、少なくとも1組あればよく、残りの3組が通常使用されてもよい。 In theserver 10 as described above, a total of four sets of the CPU module 20, the control module 30, and the card module 40 are arranged. A total of four sets of CPU modules 20, control modules 30, and card modules 40 are arranged symmetrically in two in the width direction D2.
Also, for example, theserver 10 may normally use two sets of the CPU module 20, the control module 30, and the card module 40 among the four sets. In this case, in the server 10, the remaining two sets of the CPU module 20, the control module 30, and the card module 40 among the four sets may be reserved (for backup). That is, the remaining two sets of CPU module 20, control module 30, and card module 40 are used only when one of the two sets of CPU module 20, control module 30, and card module 40 used in normal operation has failed, etc. It may be done. Further, for example, among the CPU module 20, the control module 30, and the card module 40, all of the CPU module 20 and the card module 40 are normally used, and a part of the control module 30 is normally used. It may be divided into
At least one set of theCPU module 20, the control module 30, and the card module 40 to be reserved may be used, and the remaining three sets may be normally used.
また、例えば、サーバ10は、4組のうちの2組のCPUモジュール20、制御モジュール30及びカードモジュール40を、通常使用するようにしてもよい。この場合、サーバ10は、4組のうち、残る2組のCPUモジュール20、制御モジュール30及びカードモジュール40は、予備用(バックアップ用)としてもよい。すなわち、残る2組のCPUモジュール20、制御モジュール30及びカードモジュール40は、通常時に使用している2組のCPUモジュール20、制御モジュール30及びカードモジュール40のいずれかが故障したとき等にのみ使用されてもよい。また、例えば、CPUモジュール20、制御モジュール30及びカードモジュール40のうち、CPUモジュール20、及びカードモジュール40は、全てが通常使用され、制御モジュール30の一部が通常使用されるものと予備用とに区分けされてもよい。
なお、予備用とするCPUモジュール20、制御モジュール30及びカードモジュール40は、少なくとも1組あればよく、残りの3組が通常使用されてもよい。 In the
Also, for example, the
At least one set of the
このようなサーバ10では、モジュール基板21は、第1面21aと第2面21bとの双方に、メモリ25,26が接続可能なソケット23,24を有している。このように、モジュール基板21の両面にメモリ25,26を実装可能とすることで、実装するメモリ25,26の数が増えても、モジュール基板21の大型化を抑えることができる。その結果、サーバ10の大型化を抑えることができる。
In such a server 10, the module substrate 21 has sockets 23 and 24 to which the memories 25 and 26 can be connected on both the first surface 21a and the second surface 21b. As described above, by making it possible to mount the memories 25 and 26 on both sides of the module substrate 21, it is possible to suppress the enlargement of the module substrate 21 even if the number of the memories 25 and 26 to be mounted increases. As a result, the increase in size of the server 10 can be suppressed.
このようなサーバ10では、モジュール基板21の第1面21aに設けられるソケット23と、モジュール基板21の第2面21bに設けられるソケット24とは、モジュール基板21に対して互いにずれた位置に設けられている。ソケット23とソケット24とは、例えば、モジュール基板21の面の上下方向(高さ方向)D3において、互いにずれた位置に設けられている。このように、モジュール基板21の両面でソケット23,24をずらすことで、モジュール基板21を複数枚備える場合、互いに隣り合う2枚のモジュール基板21どうしが対向する部分において、一方のモジュール基板21の第1面21aに実装されるメモリ25と、他方のモジュール基板21の第2面21bに実装されるメモリ26とが干渉するのを抑えることができる。これにより、モジュール基板21どうしの間隔を狭くすることができ、サーバ10の大型化を抑えることができる。
In such a server 10, the socket 23 provided on the first surface 21a of the module substrate 21 and the socket 24 provided on the second surface 21b of the module substrate 21 are provided at mutually offset positions with respect to the module substrate 21. It is done. The socket 23 and the socket 24 are provided, for example, at mutually offset positions in the vertical direction (height direction) D3 of the surface of the module substrate 21. As described above, in the case where a plurality of module boards 21 are provided by shifting the sockets 23 and 24 on both sides of the module board 21, one module board 21 is provided in a portion where two adjacent module boards 21 face each other. Interference between the memory 25 mounted on the first surface 21 a and the memory 26 mounted on the second surface 21 b of the other module substrate 21 can be suppressed. As a result, the distance between the module substrates 21 can be narrowed, and the enlargement of the server 10 can be suppressed.
このようなサーバ10では、モジュール基板21の第1面21aおよび第2面21bに、それぞれ複数のソケット23,24が設けられている。これにより、モジュール基板21の両面に実装するメモリ25,26の数を増やすことが可能となる。
In such a server 10, a plurality of sockets 23 and 24 are provided on the first surface 21a and the second surface 21b of the module substrate 21, respectively. As a result, the number of memories 25 and 26 mounted on both sides of the module substrate 21 can be increased.
このようなサーバ10では、モジュール基板21は、CPU22と、CPU22の両側にそれぞれ配置されるメモリ25と、を備える。これにより、各モジュール基板21において、CPU22とメモリ25とを接続する配線パターンの線長を抑えることができる。
さらに、モジュール基板21は、CPU22が実装された第1面21aと反対側の第2面21bに、メモリ26を備える。これにより、各モジュール基板21において、CPUとメモリ26とを接続する配線パターンの線長を抑えることができる。
また、メインボード12に対してCPUモジュール20ごと着脱すれば、CPU22とメモリ25,26とを同時に交換することができ、メンテナンス性が高まる。 In such aserver 10, the module substrate 21 includes a CPU 22 and memories 25 disposed on both sides of the CPU 22, respectively. Thereby, in each module substrate 21, the line length of the wiring pattern connecting the CPU 22 and the memory 25 can be suppressed.
Furthermore, themodule substrate 21 includes the memory 26 on the second surface 21 b opposite to the first surface 21 a on which the CPU 22 is mounted. Thereby, in each module substrate 21, the line length of the wiring pattern connecting the CPU and the memory 26 can be suppressed.
Further, if theCPU module 20 is attached to and detached from the main board 12, the CPU 22 and the memories 25 and 26 can be replaced simultaneously, thereby enhancing maintainability.
さらに、モジュール基板21は、CPU22が実装された第1面21aと反対側の第2面21bに、メモリ26を備える。これにより、各モジュール基板21において、CPUとメモリ26とを接続する配線パターンの線長を抑えることができる。
また、メインボード12に対してCPUモジュール20ごと着脱すれば、CPU22とメモリ25,26とを同時に交換することができ、メンテナンス性が高まる。 In such a
Furthermore, the
Further, if the
このようなサーバ10では、複数のモジュール基板21のうちの少なくとも一つが予備用とされる。これにより、サーバ10の冗長性を高めることができる。また、モジュール基板21を複数枚備えることで、それぞれのモジュール基板21を独立して機能させることもできる。
In such a server 10, at least one of the plurality of module substrates 21 is reserved. Thereby, the redundancy of the server 10 can be enhanced. Further, by providing a plurality of module substrates 21, each module substrate 21 can be functioned independently.
このようなサーバ10では、CPU22とメモリ25とは、モジュール基板21の挿抜方向(上下方向D3)に沿って配列されている。例えば、CPU22とメモリ25とは、上下方向D3において異なる高さに配列されている。これにより、ファンユニット18によって生成される、メインボード12の表面に沿った方向の冷却風がメモリ25によって遮られるのを抑えることができる。その結果、CPU22の冷却性が高まる。
In such a server 10, the CPU 22 and the memory 25 are arranged along the insertion / removal direction (vertical direction D3) of the module substrate 21. For example, the CPU 22 and the memory 25 are arranged at different heights in the vertical direction D3. Thereby, it is possible to prevent the memory 25 from blocking the cooling air generated in the direction along the surface of the main board 12 and generated by the fan unit 18. As a result, the cooling performance of the CPU 22 is enhanced.
このようなサーバ10では、モジュール基板21において、CPU22とメモリ25とが設けられた部分は、モジュール基板21の他の部分よりも、モジュール基板21の挿抜方向におけるモジュール基板21の寸法が大きい。このように、CPU22およびメモリ25が設けられる部分でモジュール基板21の幅を大きくすることで、モジュール基板21の高さを抑えつつ、CPU22とメモリ25とを配置することができる。
In such a server 10, in the module substrate 21, the portion where the CPU 22 and the memory 25 are provided has a larger dimension of the module substrate 21 in the insertion and removal direction of the module substrate 21 than the other portions of the module substrate 21. Thus, the CPU 22 and the memory 25 can be disposed while suppressing the height of the module substrate 21 by increasing the width of the module substrate 21 in the portion where the CPU 22 and the memory 25 are provided.
このようなサーバ10では、モジュール基板21は、モジュール基板21の外周部に、メインボード12への第一接続端子27を有している。例えば、モジュール基板21は、モジュール基板21の外周部のメインボード12に面した部分に、メインボード12への第一接続端子27を有する。これにより、モジュール基板21をメインボード12に容易に着脱できる。
In such a server 10, the module substrate 21 has the first connection terminal 27 to the main board 12 at the outer peripheral portion of the module substrate 21. For example, the module board 21 has a first connection terminal 27 to the main board 12 at a portion facing the main board 12 of the outer peripheral portion of the module board 21. Thus, the module board 21 can be easily attached to and detached from the main board 12.
このようなサーバ10では、第一接続端子27は、モジュール基板21において、CPU22とメモリ25とが設けられた拡幅部21wとは異なる位置に設けられている。例えば、第一接続端子27は、モジュール基板21の前後方向D1において、拡幅部21wが設けられた位置とは異なる位置に設けられている。これにより、CPU22とメモリ25とが設けられる部分が、第一接続端子27を設けるために小さくなってしまうのを抑えることができる。
In such a server 10, the first connection terminal 27 is provided on the module substrate 21 at a position different from that of the wide portion 21w in which the CPU 22 and the memory 25 are provided. For example, the first connection terminal 27 is provided at a position different from the position where the widened portion 21 w is provided in the front-rear direction D1 of the module substrate 21. As a result, the portion where the CPU 22 and the memory 25 are provided can be prevented from becoming smaller because the first connection terminal 27 is provided.
なお、上記実施形態では、サーバ10は、メインボード12上に、CPUモジュール20、制御モジュール30、及びカードモジュール40を備えるようにしたが、その用途、部品構成、装備数等については、何ら限定するものではない。
また、サーバ10は、CPU接続基板50、カード接続基板60を備えるようにしたが、これらCPU接続基板50、カード接続基板60については必須構成ではなく、CPU接続基板50、カード接続基板60の機能を、メインボード12上に備えるようにしてもよい。
これ以外にも、本発明の主旨を逸脱しない限り、上記実施の形態で挙げた構成を取捨選択したり、他の構成に適宜変更することが可能である。 In the above embodiment, theserver 10 includes the CPU module 20, the control module 30, and the card module 40 on the main board 12. However, the application, the component configuration, the number of equipment, etc. are not limited. It is not something to do.
Theserver 10 includes the CPU connection board 50 and the card connection board 60. However, the CPU connection board 50 and the card connection board 60 are not essential components, and the functions of the CPU connection board 50 and the card connection board 60 May be provided on the main board 12.
In addition to this, it is possible to select the configuration described in the above-described embodiment or to appropriately change it to another configuration without departing from the gist of the present invention.
また、サーバ10は、CPU接続基板50、カード接続基板60を備えるようにしたが、これらCPU接続基板50、カード接続基板60については必須構成ではなく、CPU接続基板50、カード接続基板60の機能を、メインボード12上に備えるようにしてもよい。
これ以外にも、本発明の主旨を逸脱しない限り、上記実施の形態で挙げた構成を取捨選択したり、他の構成に適宜変更することが可能である。 In the above embodiment, the
The
In addition to this, it is possible to select the configuration described in the above-described embodiment or to appropriately change it to another configuration without departing from the gist of the present invention.
この出願は、2017年9月7日に日本出願された特願2017-172383号を基礎とする優先権を主張し、その開示の全てをここに取り込む。
This application claims priority based on Japanese Patent Application No. 2017-172383 filed in Japan on September 7, 2017, the entire disclosure of which is incorporated herein.
本発明の電子機器では、実装する電子部品の数が増えても、機器全体の大型化を抑えることができる。
In the electronic device according to the present invention, the increase in the size of the entire device can be suppressed even if the number of electronic components mounted is increased.
1 第1の基板
2 第2の基板
2a 第1面
2b 第2面
3 接続コネクタ
4 電子部品
5 電子機器
10 サーバ(電子機器)
12 メインボード(第1の基板)
21 モジュール基板(第2の基板)
21a 第1面
21b 第2面
22 CPU(プロセッサ)
23、24 ソケット(接続コネクタ)
25、26 メモリ(電子部品)
27 第一接続端子(接続端子部) DESCRIPTION OFSYMBOLS 1 1st board | substrate 2 2nd board | substrate 2a 1st surface 2b 2nd surface 3 connector 4 electronic component 5 electronic device 10 server (electronic device)
12 Main board (first board)
21 Module board (second board)
21afirst surface 21b second surface 22 CPU (processor)
23, 24 socket (connector)
25, 26 Memory (electronic parts)
27 First connection terminal (connection terminal section)
2 第2の基板
2a 第1面
2b 第2面
3 接続コネクタ
4 電子部品
5 電子機器
10 サーバ(電子機器)
12 メインボード(第1の基板)
21 モジュール基板(第2の基板)
21a 第1面
21b 第2面
22 CPU(プロセッサ)
23、24 ソケット(接続コネクタ)
25、26 メモリ(電子部品)
27 第一接続端子(接続端子部) DESCRIPTION OF
12 Main board (first board)
21 Module board (second board)
21a
23, 24 socket (connector)
25, 26 Memory (electronic parts)
27 First connection terminal (connection terminal section)
Claims (9)
- 第1の基板と、
前記第1の基板の表面に挿抜可能に接続される第2の基板と、を備え、
前記第2の基板は、第1面と第2面との双方に、電子部品が接続可能な接続コネクタを有している
電子機器。 A first substrate,
A second substrate removably connected to the surface of the first substrate;
The electronic apparatus according to the present invention, wherein the second substrate has a connection connector to which an electronic component can be connected to both the first surface and the second surface. - 前記第2の基板の前記第1面に設けられる第1の前記接続コネクタと、前記第2の基板の前記第2面に設けられる第2の前記接続コネクタとは、前記第2の基板に対して互いにずれた位置に設けられている
請求項1に記載の電子機器。 The first connection connector provided on the first surface of the second substrate and the second connection connector provided on the second surface of the second substrate are different from the second substrate with respect to the second substrate The electronic device according to claim 1, wherein the electronic device is provided at positions mutually offset. - 前記第2の基板の前記第1面および前記第2面に、それぞれ複数の前記接続コネクタが設けられている、
請求項2に記載の電子機器。 A plurality of the connection connectors are provided on the first surface and the second surface of the second substrate, respectively.
The electronic device according to claim 2. - 前記第2の基板は、
前記第2の基板に実装されたプロセッサと、
前記プロセッサの両側にそれぞれ配置され、前記接続コネクタに着脱可能に接続された前記電子部品としてのメモリと、
を備える請求項1から3のいずれか一項に記載の電子機器。 The second substrate is
A processor mounted on the second substrate;
A memory as the electronic component which is respectively disposed on both sides of the processor and detachably connected to the connection connector;
The electronic device according to any one of claims 1 to 3, comprising: - 前記第1の基板に複数の前記第2の基板が接続され、
前記複数の第2の基板のうちの少なくとも一つが予備用とされる請求項4に記載の電子機器。 A plurality of the second substrates are connected to the first substrate;
The electronic device according to claim 4, wherein at least one of the plurality of second substrates is reserved. - 前記プロセッサと前記メモリとは、前記第2の基板の挿抜方向に沿って配列されている請求項4または5に記載の電子機器。 The electronic device according to claim 4, wherein the processor and the memory are arranged along the insertion / removal direction of the second substrate.
- 前記第2の基板において、前記プロセッサおよび前記メモリが設けられた部分は、前記第2の基板の他の部分よりも、前記第2の基板の挿抜方向における前記第2の基板の寸法が大きい
請求項4から6のいずれか一項に記載の電子機器。 In the second substrate, a portion provided with the processor and the memory has a dimension of the second substrate larger in the insertion and removal direction of the second substrate than the other portion of the second substrate. Item 7. The electronic device according to any one of items 4 to 6. - 前記第2の基板は、前記第2の基板の外周部に、前記第1の基板への接続端子部を有している
請求項5から7のいずれか一項に記載の電子機器。 The electronic device according to any one of claims 5 to 7, wherein the second substrate has a connection terminal portion to the first substrate at an outer peripheral portion of the second substrate. - 前記接続端子部は、前記第2の基板において、前記プロセッサおよび前記メモリが設けられた部分と異なる位置に設けられている
請求項8に記載の電子機器。 The electronic device according to claim 8, wherein the connection terminal portion is provided at a position different from a portion where the processor and the memory are provided on the second substrate.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-172383 | 2017-09-07 | ||
JP2017172383A JP7063448B2 (en) | 2017-09-07 | 2017-09-07 | Electronics |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2019049745A1 true WO2019049745A1 (en) | 2019-03-14 |
Family
ID=65634822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2018/031927 WO2019049745A1 (en) | 2017-09-07 | 2018-08-29 | Electronic device |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP7063448B2 (en) |
WO (1) | WO2019049745A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2814805C1 (en) * | 2024-01-16 | 2024-03-04 | Федеральное Государственное Унитарное Предприятие "Всероссийский Научно-Исследовательский Институт Автоматики Им.Н.Л.Духова" (Фгуп "Внииа") | Coaxial strip capacitor separation device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10177427A (en) * | 1996-12-16 | 1998-06-30 | Hitachi Ltd | Source clock synchronous memory system and memory unit |
JP2000035839A (en) * | 1998-07-17 | 2000-02-02 | Nec Eng Ltd | Board adapter |
US6324071B2 (en) * | 1999-01-14 | 2001-11-27 | Micron Technology, Inc. | Stacked printed circuit board memory module |
JP2004252758A (en) * | 2003-02-20 | 2004-09-09 | Fujitsu Ltd | Cooling structure of electronic device, and information processor |
US20120120582A1 (en) * | 2010-11-16 | 2012-05-17 | Vincent Nguyen | Memory support structure |
JP2014053504A (en) * | 2012-09-07 | 2014-03-20 | Fujitsu Ltd | Electronic apparatus and cooling module mounted in electronic apparatus |
JP2015191942A (en) * | 2014-03-27 | 2015-11-02 | 日本電気株式会社 | Electronic apparatus, server, and module |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4583755B2 (en) * | 2001-08-30 | 2010-11-17 | 富士通株式会社 | Printed board unit and electronic device |
JP2005190297A (en) * | 2003-12-26 | 2005-07-14 | Toshiba Corp | Server, information processor and casing |
GB2528464A (en) * | 2014-07-22 | 2016-01-27 | Ibm | Data processing system with balcony boards |
-
2017
- 2017-09-07 JP JP2017172383A patent/JP7063448B2/en active Active
-
2018
- 2018-08-29 WO PCT/JP2018/031927 patent/WO2019049745A1/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10177427A (en) * | 1996-12-16 | 1998-06-30 | Hitachi Ltd | Source clock synchronous memory system and memory unit |
JP2000035839A (en) * | 1998-07-17 | 2000-02-02 | Nec Eng Ltd | Board adapter |
US6324071B2 (en) * | 1999-01-14 | 2001-11-27 | Micron Technology, Inc. | Stacked printed circuit board memory module |
JP2004252758A (en) * | 2003-02-20 | 2004-09-09 | Fujitsu Ltd | Cooling structure of electronic device, and information processor |
US20120120582A1 (en) * | 2010-11-16 | 2012-05-17 | Vincent Nguyen | Memory support structure |
JP2014053504A (en) * | 2012-09-07 | 2014-03-20 | Fujitsu Ltd | Electronic apparatus and cooling module mounted in electronic apparatus |
JP2015191942A (en) * | 2014-03-27 | 2015-11-02 | 日本電気株式会社 | Electronic apparatus, server, and module |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2814805C1 (en) * | 2024-01-16 | 2024-03-04 | Федеральное Государственное Унитарное Предприятие "Всероссийский Научно-Исследовательский Институт Автоматики Им.Н.Л.Духова" (Фгуп "Внииа") | Coaxial strip capacitor separation device |
Also Published As
Publication number | Publication date |
---|---|
JP2019050238A (en) | 2019-03-28 |
JP7063448B2 (en) | 2022-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10687439B2 (en) | High-density server with redundant power source for server modules | |
US7365990B2 (en) | Circuit board arrangement including heat dissipater | |
US11737204B2 (en) | Linecard system using riser printed circuit boards (PCBS) | |
US11601734B2 (en) | Network device with compact chassis | |
US6392142B1 (en) | Printed wiring board mounting structure | |
US20150181760A1 (en) | Axially aligned electronic chassis | |
JP6543415B2 (en) | Connector system with adapter | |
US9468093B2 (en) | Flexible midplane and architecture for a multi-processor computer system | |
US10321607B2 (en) | Receptacle assembly and transceiver module assembly | |
JP4855178B2 (en) | Plug-in unit mounting structure and electronic device | |
US20190207342A1 (en) | Devices with orthogonal connectors | |
TWI448233B (en) | Data processing system | |
US7643286B2 (en) | Symmetric multiprocessing computer and star interconnection architecture and cooling system thereof | |
US8749986B1 (en) | Flexible midplane and architecture for a multi-processor computer system | |
US10841246B2 (en) | Distributed core switching with orthogonal fabric card and line cards | |
WO2014101201A1 (en) | Heat dissipation system for communication device | |
US20030186590A1 (en) | Card-edge connector | |
US20120057317A1 (en) | Server architecture | |
JP7007012B2 (en) | Electronic equipment, module board | |
CN108235637B (en) | Vertical orthogonal system for communication equipment and communication equipment | |
WO2019049745A1 (en) | Electronic device | |
JP7028501B2 (en) | Electronics | |
US12003047B2 (en) | Wiring substrate and information processing device | |
TW202246943A (en) | Mother board | |
TW202139816A (en) | Electronic apparatus and stacking connector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 18853671 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 18853671 Country of ref document: EP Kind code of ref document: A1 |