WO2019042121A1 - 一种交换方法和装置 - Google Patents
一种交换方法和装置 Download PDFInfo
- Publication number
- WO2019042121A1 WO2019042121A1 PCT/CN2018/100322 CN2018100322W WO2019042121A1 WO 2019042121 A1 WO2019042121 A1 WO 2019042121A1 CN 2018100322 W CN2018100322 W CN 2018100322W WO 2019042121 A1 WO2019042121 A1 WO 2019042121A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bytes
- byte
- group
- bits
- interface
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 238000005538 encapsulation Methods 0.000 claims description 45
- 238000013461 design Methods 0.000 description 30
- 238000012545 processing Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 17
- 238000007726 management method Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 230000006399 behavior Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000004590 computer program Methods 0.000 description 3
- 238000011217 control strategy Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 239000002699 waste material Substances 0.000 description 3
- 239000002245 particle Substances 0.000 description 2
- 101100283411 Arabidopsis thaliana GMII gene Proteins 0.000 description 1
- 101100400452 Caenorhabditis elegans map-2 gene Proteins 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/2803—Home automation networks
- H04L12/2823—Reporting information sensed by appliance or service execution status of appliance services in a home automation network
- H04L12/2825—Reporting to a device located outside the home and the home network
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/70—Admission control; Resource allocation
- H04L47/78—Architectures of resource allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4633—Interconnection of networks using encapsulation techniques, e.g. tunneling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0896—Bandwidth or capacity management, i.e. automatically increasing or decreasing capacities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/12—Avoiding congestion; Recovering from congestion
- H04L47/125—Avoiding congestion; Recovering from congestion by balancing the load, e.g. traffic engineering
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
Definitions
- the present application relates to the field of communications technologies, and in particular, to an exchange method and apparatus.
- the 802.3-based Ethernet defined by the Institute of Electrical and Electronics Engineers (IEEE) is used as a service interface in various applications and has achieved great success.
- bandwidth particles are different. The larger the value, the more likely it is to deviate too much from the expectations of the actual application.
- the mainstream application demand bandwidth may not belong to any kind of Ethernet standard rate. For example, if 50Gbps is used to transmit 100GE, there is no waste of resources, and 200Gbps does not currently have corresponding Ethernet standard particles to bear. It is expected that a flexible bandwidth port (virtual connection) can share one or several Ethernet physical interfaces, for example, two 40GE ports and two 10GE ports share one 100G physical interface.
- Flexible Ethernet came into being by combining several Ethernet physical layer (PHY) devices into one FlexE group and physical layer channelization (sub-rate). , meet the flexible bandwidth port application needs. Therefore, the media access control (MAC) rate provided by FlexE can be greater than the rate of a single PHY (by binding) or less than the rate of a single PHY (through channelization).
- PHY physical layer
- MAC media access control
- the FlexE group exchanges 64B/66B bit blocks based on the PCS layer for exchange, and the exchange cannot identify the bytes of the single bit block for selective exchange, and when the effective bandwidth of the received signal is low, the exchange The effective bandwidth of the transmitted signal is also low, and there is a waste of link bandwidth.
- the embodiment of the invention provides a switching method and device for solving the problem of waste of link bandwidth.
- an exchange method includes: receiving M bytes through a first interface, and encapsulating L bytes in the M bytes to obtain encapsulated L bytes, where M and L are An integer greater than or equal to 1, L is less than M, and the encapsulated L bytes are exchanged to the second interface, and the encapsulated L bytes are decapsulated to obtain the decapsulated L bytes, and are sent through the second interface. Describe the encapsulated L bytes.
- the selected M bytes are selectively encapsulated and exchanged, and for the useless bytes, the discarding process does not participate in the encapsulation exchange, thereby improving the bandwidth utilization of the link. It is also possible to reduce the switching load of the switching unit.
- bytes can be divided into data bytes and control bytes. For data bytes, it is generally not allowed to discard. For useless or idle control bytes, they can be ignored and not involved in package switching.
- the control byte and one or more data bytes following the control byte participate in the encapsulation exchange, and the unrecognized control byte and one or more data bytes following the control byte can be ignored as needed, You can participate in the encapsulation exchange according to your needs. If you participate in the exchange, the downstream node can try to identify it.
- the encapsulating the L bytes of the M bytes to obtain the encapsulated L bytes further includes: receiving the M bytes by using the first interface Corresponding M bits, each of the M bits is used to indicate the status of the corresponding byte; the L bytes of the M bytes are encapsulated, and the encapsulated L bytes are included : Encapsulating L bytes of the M bytes according to M bits corresponding to the M bytes, and obtaining L bytes after encapsulation.
- each of the M bits is used to indicate the state of the corresponding byte, and through the M bits, the M bytes can be effectively identified and identified. The useless bytes are discarded, and useful bytes are identified for encapsulation switching.
- the first interface is a first media independent interface
- the first media independent interface includes a receiving direction control signal and S receiving direction data signals, where S is an integer greater than 1
- Receiving M bytes through the first interface includes: receiving M bytes by using the S receiving direction data signals, where receiving the M bits corresponding to the M bytes by using the first interface includes: The reception direction control signal receives M bits corresponding to the M bytes.
- the receiving, by the S receiving direction data signals, the M bytes comprises: receiving T groups of bytes by using the S receiving direction data signals, where T is an integer greater than or equal to 1, each The group byte includes S bytes, the product of S and T is M, the T group byte includes a first group of bytes; and the M corresponding to the M bytes is received by the one receiving direction control signal
- the bits include: receiving T groups of bits by the one receiving direction control signal, each group of bits including S bits, each of the T groups of bits corresponding to a group of bytes in the T group of bytes, the T group of bits A first set of bits is included, the first set of bits corresponding to the first set of bytes.
- M bytes are grouped, and M bits corresponding to M bytes are also grouped, and each group of bits includes S bits, and the corresponding group bytes are identified by the S bits as a whole, which can effectively simplify system complexity. ,cut costs.
- the encapsulating the L bytes of the M bytes to obtain the encapsulated L bytes comprises: determining, according to the first group of bits corresponding to the first set of bytes
- the byte in the first group of bytes is a first type of byte or a second type of byte
- the L1 first type of bytes in the M bytes are encapsulated to obtain the encapsulated L1 first type words.
- L1 is an integer greater than or equal to 1
- L1 is less than M
- L2 second-class bytes in M bytes are encapsulated to obtain L2 second-class bytes after encapsulation
- L2 is an integer greater than or equal to 1.
- L2 is less than M.
- the bytes are divided into two categories, and different encapsulation switching strategies can be implemented.
- the determining, according to the first group of bits corresponding to the first group of bytes, the byte in the first group of bytes as the first class byte or the second class byte includes: All of the first set of bits are low-order bits, and the bytes in the first set of bytes are the first type of bytes, and if the first set of bits includes the upper bits, the first set of bytes The byte in the second type of byte; or if all of the first set of bits are low-order bits, the bytes in the first set of bytes are the first type of bytes, if the first group Included in the bit is a high order bit, and the first set of bytes includes an S byte or a T byte, and the byte in the first set of bytes is a first type of byte, if the first set of bits Include a high order bit, and the first set of bytes does not include an S byte or a T byte, then the byte in the first set of bytes is a second type of
- the encapsulated L1 first class bytes include at least one of frame header information, end of frame information, in-frame information, and serial number information
- the encapsulated L2 seconds includes at least one of the serial number information.
- the switching the encapsulated L bytes to the second interface includes: exchanging the encapsulated L1 first class bytes to the second interface through the first logical switching plane, and then encapsulating The L2 second class bytes are switched to the second interface through the second logical switching plane.
- the decapsulating the encapsulated L bytes to obtain the decapsulated L bytes includes: decapsulating the encapsulated L1 first class bytes to obtain the decapsulated L1 Encapsulation information of the first class of bytes and the L1 first class of bytes, decapsulating the encapsulated L2 second class bytes to obtain the decapsulated L2 second class bytes and the L2 Encapsulating information of the second type of bytes; the sending, by the second interface, the decapsulated L bytes comprises: encapsulating information according to the L1 first class bytes and the L2 second class words The encapsulation information of the section sends the L1 first class bytes after decapsulation and the L2 second class bytes after decapsulation through the second interface.
- a switching apparatus in a second aspect, includes: a first interface circuit, configured to receive M bytes through a first interface, and encapsulate L bytes in the M bytes to obtain a encapsulated L Bytes, M and L are integers greater than or equal to 1, L is less than M; a switching circuit for switching the encapsulated L bytes to the second interface circuit; and a second interface circuit for the encapsulated The L bytes are decapsulated to obtain the decapsulated L bytes, and the decapsulated L bytes are transmitted through the second interface.
- the first interface circuit is specifically configured to receive the M bytes by using the first interface, and receive M bits corresponding to the M bytes by using the first interface, Each of the M bits is used to indicate the status of the corresponding byte, and the L bytes of the M bytes are encapsulated according to the M bits corresponding to the M bytes, to obtain the encapsulated L. Bytes.
- the first interface is a first media independent interface, and the first media independent interface includes a receive direction control signal and S receive direction data signals, where S is an integer greater than one;
- the first interface circuit is configured to receive M bytes by using the first interface, where the first interface circuit is configured to receive M bytes by using the S receiving direction data signals;
- the receiving, by the interface, the M bits corresponding to the M bytes includes: the first interface circuit is configured to receive M bits corresponding to the M bytes by using the one receiving direction control signal.
- the first interface circuit is configured to receive M bytes by using the S receiving direction data signals, where the first interface circuit is configured to receive data signals by using the S receiving directions.
- T group bytes T is an integer greater than or equal to 1
- each group of bytes includes S bytes, the product of S and T is M
- the T group bytes include a first group of bytes
- the first interface circuit The receiving, by the one receiving direction control signal, the M bits corresponding to the M bytes includes: the first interface circuit is configured to receive T group bits by using the one receiving direction control signal, where each group of bits includes S
- Each bit of the T group of bits corresponds to a group of bytes in the T group of bytes, the T group of bits including the first group of bits, the first set of bits corresponding to the first set of bytes.
- the first interface circuit is configured to encapsulate the L bytes in the M bytes, and obtain the encapsulated L bytes including: the first interface circuit Determining, according to the first group of bits corresponding to the first group of bytes, that the byte in the first group of bytes is a first type of byte or a second type of byte, and L1 of the M bytes are first
- the class byte is encapsulated to obtain the encapsulated L1 first class byte
- L1 is an integer greater than or equal to 1
- L1 is less than M
- L2 second class bytes in M bytes are encapsulated to obtain a package.
- L2 second class bytes, L2 is an integer greater than or equal to 1, and L2 is less than M.
- the first interface circuit is configured to determine, according to the first group of bits corresponding to the first group of bytes, a byte in the first group of bytes as a first class byte or a second class
- the byte includes: the first interface circuit is configured to: if all of the first group of bits are low-order bits, the byte in the first group of bytes is a first type of byte, if the first group Included in the bit is a high order bit, the byte in the first set of bytes is a second type of byte; or the first interface circuit is configured to: if all of the first set of bits are low order bits,
- the byte in the first set of bytes is a first type of byte, if the first set of bits includes a high order bit, and the first set of bytes includes an S byte or a T byte, then the first The byte in a set of bytes is a first type of byte, if the first set of bits includes a high order bit, and the first set of bytes
- the first group of bits includes a high order bit, and the first group of bytes includes a T byte, the first The byte in the group byte is a first type of byte. If the first group of bits includes a high order bit, and the first set of bytes does not include a T byte, the first set of bytes is The bytes are the second type of bytes.
- the encapsulated L1 first class bytes include at least one of frame header information, end of frame information, in-frame information, and serial number information
- the encapsulated L2 seconds includes at least one of the serial number information.
- the switching circuit is configured to exchange the encapsulated L bytes to the second interface, where the switching circuit is configured to pass the encapsulated L1 first class bytes to the first logic.
- the switching plane is switched to the second interface, and the encapsulated L2 second type bytes are switched to the second interface through the second logical switching plane.
- the second interface circuit is configured to decapsulate the encapsulated L bytes to obtain the decapsulated L bytes, where the second interface circuit is used to encapsulate the L1
- the first type of byte decapsulation obtains the encapsulated information of the decapsulated L1 first class byte and the L1 first class byte, and decapsulates the encapsulated L2 second class byte to decapsulate The L2 second class bytes and the L2 second class bytes of package information;
- the second interface circuit is configured to send the decapsulated L bytes by using the second interface, including:
- the second interface circuit is configured to send the decapsulated L1 first class bytes and decapsulate through the second interface according to the L1 first class byte encapsulation information and the L2 second class byte encapsulation information L2 second class bytes.
- FIG. 1 is a schematic flowchart of a method for switching according to an embodiment of the present invention
- FIG. 2 is a schematic diagram of a MII interface hierarchy according to an embodiment of the present invention.
- FIG. 3 is a schematic diagram of a frame format of an Ethernet frame according to an embodiment of the present disclosure
- FIG. 4A is a schematic diagram of a CGMII interface sending signal according to an embodiment of the present invention.
- 4B is a schematic diagram of a CGMII interface receiving signal according to an embodiment of the present invention.
- FIG. 5 is a schematic diagram of a code pattern definition of a PCS layer coding according to an embodiment of the present disclosure
- FIG. 6 is a schematic structural diagram of a switching apparatus according to an embodiment of the present invention.
- FIG. 7A is a schematic structural diagram of another switching device according to an embodiment of the present invention.
- FIG. 7B is a schematic structural diagram of still another switching device according to an embodiment of the present invention.
- the technical solution provided by the embodiment of the present invention can be applied to a flexible Ethernet, and can also be applied to other types of networks, such as an Ethernet, an Optical Transport Network (OTN) network, and a Synchronous Digital Hierarchy (Synchronous Digital Hierarchy, SDH) network, etc.
- the embodiment of the present invention mainly uses flexible Ethernet as an example for description.
- FIG. 1 is a schematic flowchart diagram of an exchange method according to an embodiment of the present invention, including:
- M bytes are identified through the first interface, and the M bytes that are identified are selectively encapsulated and exchanged. For the useless bytes, the discarding process does not participate in the encapsulation exchange, thereby improving the chain.
- the bandwidth utilization of the road can also reduce the switching load of the switching unit.
- bytes can be divided into data bytes and control bytes. For data bytes, it is generally not allowed to discard. For useless or idle control bytes, they can be ignored and not involved in package switching.
- control byte and one or more data bytes following the control byte participate in the encapsulation exchange, and the unrecognized control byte and one or more data bytes following the control byte can be ignored as needed, You can participate in the encapsulation exchange according to your needs. If you participate in the exchange, the downstream node can try to identify it.
- the M bits corresponding to the M bytes are received by the first interface, and each of the M bits is used to indicate a status of the corresponding byte, according to the M bytes.
- the corresponding M bits encapsulate L bytes of the M bytes, and obtain L bytes after encapsulation, that is, select idle bytes or other useless according to M bits corresponding to the M bytes. Bytes are discarded, or L useful bytes are directly selected for encapsulation.
- the selection of the bytes may be performed in other manners, for example, by the network management, which is not limited by the embodiment of the present invention.
- the MII interface is an interface between a Media Access Control (MAC)/Reconciliation Sub-layer (RS) and a Physical Coding Sub-layer (PCS).
- MAC Media Access Control
- RS Reconciliation Sub-layer
- PCS Physical Coding Sub-layer
- FIG. 2 a schematic diagram of an MII interface hierarchy, including a MAC/RS layer 201, a PCS layer 203, and a Physical Medium Attachment (PMA)/physical medium correlation sublayer ( The Physical Medium Dependent (PMD) layer 204, wherein the MII interface 202 is located between the MAC/RS layer 201 and the PCS layer 203, transmits the signal direction from top to bottom, and receives the signal direction from bottom to top.
- PMA Physical Medium Attachment
- PMD Physical Medium Dependent
- MII interfaces there are many types of MII interfaces, such as MII, Reduced Media Independent Interface (RMII), 1Gbps Media Independent Interface (GMII), 10Gbps Media Independent Interface (XVGII). ), 40Gbps Media Independent Inteface (XLGMII), 100Gbps Media Independent Inteface (CGMII) and so on.
- an MII interface includes a receiving direction control signal and S receiving direction data signals, and S is an integer greater than 1.
- S is an integer greater than 1.
- a CGMII interface includes a receiving direction control signal and eight receiving direction data signals. Therefore, M bytes can be received through the S receiving direction data signals of the MII interface, and M bits corresponding to the M bytes are received through a receiving direction control signal of the MII interface.
- FIG. 3 is a schematic diagram of a frame format of an Ethernet frame according to an embodiment of the present invention, including a 7-byte preamble, a 1-byte frame start character, and a 6-byte destination MAC address. 6 bytes of source MAC address, 2 bytes of length, 2 bytes of type, 46-1500 bytes of data and padding, 4 bytes of frame check sequence.
- the preamble is mainly used for synchronization, and the frame start character is mainly used to indicate that the next byte is the destination MAC field.
- Interpacket Gap (IPG) is included between Ethernet frames.
- the frame format of the Ethernet frame shown in FIG. 3 may be a frame format indication of the MAC/RS layer 201 in FIG.
- a schematic diagram of a CGMII interface sending signal is provided for transmitting a signal from a MAC/RS to a PCS according to an embodiment of the present invention.
- the signal is sent from the MAC/RS to the PCS. From top to bottom, it includes a Transmit Clock (TX_CLK) signal, a Transmit Control (TXC) signal, and 8 Transmit Direction Data (Transmit). Data, TXD) signal.
- TX_CLK Transmit Clock
- TXC Transmit Control
- Transmit Transmit
- Data, TXD Transmit
- one TXC signal is 8 bits, such as 0xFF, 0x01, etc.
- each TXD signal is one byte
- 8 TXD signals are 8 bytes in total, and each byte corresponds to one bit of the TXC signal.
- the corresponding bit When the corresponding byte is the control byte, the corresponding bit is set high, and when the corresponding byte is the data byte, the corresponding bit is set low.
- all bytes are control bytes (free byte I), 8 bits corresponding to 8 bytes are set high, 0xFF; in the 2nd cycle, the first TXD For the control byte (start byte S), the corresponding bit is set high, the second to eighth TXD are data bytes, and the corresponding bit is set low, where Dp is the leading data byte and the frame start delimiter (Start) Of Frame Delimiter (SFD) is the frame start byte, 8 bits corresponding to 8 bytes are 0x01; in the 3rd to 7th cycles, all bytes are data bytes for transmission map 2
- the destination MAC address, source MAC address, length, type, data and padding, frame check sequence and other information in the frame structure, 8 bits corresponding to 8 bytes are 0x00; in the 8th cycle, before The two
- a schematic diagram of a CGMII interface receiving signal is provided for receiving a signal from a MAC/RS to a PCS according to an embodiment of the present invention.
- the signal is received from the MAC/RS to the PCS, and includes a Received Clock (RX_CLK) signal, a Received Control (RXC) signal, and 8 receive direction data (Received) from top to bottom.
- Data, RXD) signal In one clock cycle, one RXC signal is 8 bits, such as 0xFF, 0x01, etc., each RXD signal is one byte, and 8 RXD signals are 8 bytes in total, and each byte corresponds to one bit of the RXC signal.
- FIG. 5 is a schematic diagram of a code pattern definition of a PCS layer coding according to an embodiment of the present invention.
- Figure 5 shows the 64B/66B encoding, where the two Bits "10" or "01" of the header are 64B/66B bit block sync header bits, and the last 64 Bits are used to carry payload data or protocols.
- Each row represents a pattern definition of a bit block, where D0 to D7 represent data bytes, C0 to C7 represent control bytes, S0 represents a start byte, and T0 to T7 represent end bytes.
- the first behavior data block is a data pattern
- the synchronization header bit is "01"
- the following bytes are data bytes
- the second, third, and fourth behavior control blocks the synchronization bit is "10"
- the The 2 lines are mainly used as frequency offset adaptation, in which 3 and 4 lines of control code blocks are no longer supported at 40GE and higher
- the 5th, 6th and 8th order ordered set (Orderedset, O) code control blocks are a kind Control code type
- the synchronization bit is "10", mainly used for operation and maintenance management, and the control code blocks of lines 5 and 6 are no longer supported at 40GE and higher.
- the 7th behavior start block is a control pattern type
- the synchronization header bit is "10"
- the 9th to 16th behaviors are 8 types of end blocks, which are a control pattern type
- the synchronization header bit is "10".
- the control block of the 7th row and the control block of the 9th to 16th rows can be transmitted through the MII interface.
- the method of transmitting through the MII interface is similar, for example.
- the first RXD is the O code control byte
- the second to the fourth RXD are D1
- D2 and D3 are 3 data bytes
- the 5th to 8th RXD are control bytes. (for example, idle byte)
- the 8 bits corresponding to 8 bytes are 0xF1.
- FIG. 6 is a schematic structural diagram of a switching apparatus according to an embodiment of the present invention.
- the switching device 600 includes two FlexE interfaces 6011 and 6012, and further includes two XGE interfaces 6061 and 6062.
- the switching unit 604 can exchange received signals into different interfaces, mainly including four types of switching, the first is switching from the FlexE interface to the FlexE interface, and the second is from the XGE interface to the XGE interface. The third is the exchange from the FlexE interface to the XGE interface, and the fourth is the exchange from the XGE interface to the FlexE interface.
- the signal received from the FlexE interface can be sent to the switching unit 604 through the MII interface after being processed by the FlexE interface processing module.
- the processing of the FlexE interface processing module can include PMA, PMD, PCS, and the like;
- a 64B/66B code block stream is obtained during PCS processing, and the 64B/66B code block stream needs to be decoded for transmission to the MII interface.
- the sync header "01" is removed, and the data bytes D0 to D7 are respectively sent to the 8 channels of the TXD, while the 8 bits of the TXC are set low, the identification is data; for the control code block, the control is performed.
- the character is converted to the MII control character and transmitted to the corresponding channel.
- the corresponding bit of the TXC is set to a high level, and the data byte in the control code block is transmitted as data to the corresponding channel of the MII, and the corresponding bit of the TXC is set to a low level.
- the signal received from the XGE interface can be sent to the switching unit 604 through the MII interface.
- the processing of the XGE interface processing module can include PMA, PMD, PCS, and the like.
- the XGE interface can be a 10GE or 40GE interface. It is a non-FlexE interface. It can also be a Common Public Radio Interface (CPRI) interface. If it is a CPRI interface, it will get 8B/10B code block flow.
- the 8B/10B code block stream is transcoded for transmission to the MII interface, and the 8B/10B code block is decoded into 8-bit data or control.
- Each of the 8 8 bits is sequentially sent to 8 channels of the MII interface, and the TXC is 8 The bits are respectively set to a low level or a high level according to the data or control type.
- the signals exchanged by the switching unit 604 can be sent to the FlexE interface processing module through the MII interface and then sent to other devices through the FlexE interface.
- the processing of the FlexE interface processing module can include PMA, PMD, PCS, and the like;
- the FlexE interface processing module encodes the byte received by the MII interface into a 64B/66B code block stream. For example, for the data byte, 8 data bytes are placed in bits 2 to 65 of the 64B/66B code block, and the synchronization bits bit0 to bit1 are set to "01".
- For control bytes convert the control character to the 7B control of the 64B/66B code block specification into the control of the 64B/66B code block (identified as C0, C1, C2, C3, C4, C5, C6 or C7) Position, bit 2 to bit 9 are set to the control type of the 64B/66B code block specification, and the data byte of the control byte is placed in the data position in the 64B/66B control block (identified as D0, D1, D2, D3, D4). , D5, D6 or D7).
- the 64B/66B code block stream is then formed to continue to pass.
- the signals exchanged by the switching unit 604 can be sent to the XGE interface processing module through the MII interface and then sent to other devices through the XGE interface.
- the processing of the XGE interface processing module can include PMA, PMD, PCS, and the like.
- a schematic structural diagram of a switching apparatus includes a first interface 701 and a second interface 705.
- the first interface circuit 702 is connected to the first interface 701 and the switching circuit 703, and the second interface.
- Circuit 704 is coupled to second interface 705 and switch circuit 703. If the first interface and the second interface are both MII interfaces, they can be applied to the switching unit 604 in FIG.
- the first interface circuit 702 is configured to receive M bytes through the first interface, and encapsulate L bytes of the M bytes to obtain encapsulated L bytes, where M and L are greater than or equal to An integer of 1, L is less than M.
- the switching circuit 703 is configured to exchange the encapsulated L bytes to the second interface circuit.
- the second interface circuit 704 is configured to decapsulate the encapsulated L bytes to obtain the decapsulated L bytes, and send the decapsulated L bytes through the second interface.
- M bytes are identified through the first interface, and the M bytes that are identified are selectively encapsulated and exchanged. For the useless bytes, the discarding process does not participate in the encapsulation exchange, thereby improving the chain.
- the bandwidth utilization of the road can also reduce the switching load of the switching unit.
- bytes can be divided into data bytes and control bytes. For data bytes, it is generally not allowed to discard. For useless or idle control bytes, they can be ignored and not involved in package switching.
- control byte and one or more data bytes following the control byte participate in the encapsulation exchange, and the unrecognized control byte and one or more data bytes following the control byte can be ignored as needed, You can participate in the encapsulation exchange according to your needs. If you participate in the exchange, the downstream node can try to identify it.
- the first interface circuit 702 can be configured to receive the M bytes by using the first interface, and receive M bits corresponding to the M bytes by using the first interface, where Each of the bits is used to indicate the status of the corresponding byte, and L bytes of the M bytes are encapsulated according to the M bits corresponding to the M bytes, to obtain L encapsulated byte. That is, the idle bytes or other useless bytes may be selected according to the M bits corresponding to the M bytes for discarding, or the L useful bytes may be directly selected for encapsulation and exchange. The selection of the bytes may be performed in other manners, for example, by the network management, which is not limited by the embodiment of the present invention.
- the first interface may be a first media independent interface, and the first media independent interface includes a receiving direction control signal and S receiving direction data signals, where S is an integer greater than 1, the An interface circuit is configured to receive M bytes by using the S receiving direction data signals, where the first interface circuit is further configured to receive M bits corresponding to the M bytes by using the one receiving direction control signal.
- the first interface is a CGMII interface, which includes a receive direction control signal and eight receive direction data signals.
- the bytes are received through the first media independent interface, and then the bytes are encapsulated and exchanged. If the peer end of the first interface is the MAC/RS layer, the exchanged byte performs processing of the PCS layer at the second interface, for example, by the second interface circuit for PCS layer processing; if the opposite end of the first interface is PCS Layer, the process of switching from the first interface to the second interface does not perform MAC/RS layer processing. After the exchanged bytes are sent through the second interface, other devices can perform MAC/RS layer processing to recover. The MAC frame is sent out for upper layer processing.
- the first interface circuit is configured to receive T group bytes by using the S receiving direction data signals, where T is an integer greater than or equal to 1, and each group of bytes includes S bytes, S The product of the T group is M, the T group byte includes a first group of bytes, and the first interface circuit is configured to receive T group bits by the one receiving direction control signal, each group of bits including S bits, T Each set of bits in the group bits corresponds to a set of bytes in the T set of bytes, the set of T bits comprising a first set of bits, the first set of bits corresponding to the first set of bytes.
- 8 bytes received by 8 RXDs in one clock cycle can be regarded as a group of bytes, and 8 bits of a bit received by the corresponding RXC, how many clock cycles, how many sets of bytes And bits.
- 8 bytes received by 8 RXDs in two clock cycles can be regarded as a group of bytes.
- FIG. 7B a schematic structural diagram of a switching device is provided, which includes a first interface 701 and a second interface 705.
- the first interface circuit classifies the received bytes, encapsulates them separately, and exchanges them to the second interface circuit after different logical switching planes, and then outputs them through the second interface.
- the different logical switching planes are respectively shown in FIG. 7B. It is a first logical switching plane 7031 and a second logical switching plane 7032.
- the first interface circuit 702 is configured to determine, according to the first group of bits corresponding to the first group of bytes, a byte in the first group of bytes as a first type of byte or a second type of word.
- L1 first class bytes in M bytes are encapsulated to obtain L1 first class bytes after encapsulation
- L1 is an integer greater than or equal to 1
- L1 is less than M
- M bytes are L2 second-class bytes are encapsulated to obtain L2 second-class bytes after encapsulation
- L2 is an integer greater than or equal to 1
- L2 is less than M.
- the first logical switching plane 7031 and the second logical switching plane 7032 are functionally independent switching planes, which may be the same switching network or different switching networks.
- the physical switching network may be circuit switched, and the interface circuits are directly interconnected through the circuit switched network; the physical switching network may also be a FlexE reference Synchronous Digital Hierarchy (SDH)/Optical Transmission Network (Optical)
- SDH FlexE reference Synchronous Digital Hierarchy
- Optical Optical Transmission Network
- TDM time division multiplexing
- OTN optical channel data unit of the cascading or OTN
- the physical switching network may also be packet switching, and the encapsulated L1 first type bytes and the encapsulated L2 second type bytes are respectively loaded.
- the switching is performed in the exchange of the packet-switched cells.
- other switching networks may also be used, which is not limited in this embodiment of the present invention.
- the process of loading a byte into a cell, a virtual concatenation, etc. is a process of encapsulation, which is not limited by the embodiment of the present invention.
- the embodiments of the present invention distinguish the received bytes, so that different switching, management, and control strategies can be performed.
- the following describes the classification of several bytes.
- the first type is: the first interface circuit is configured to: if all of the first group of bits are low-order bits, the byte in the first group of bytes is a first type of byte, if the first The high bit bits are included in the group bits, and the bytes in the first group of bytes are the second type of bytes.
- the five groups of RXCs corresponding to the third to seventh periods are all 0x00, that is, all of the lower bits, and the corresponding bytes are classified into the first type of bytes, and the RXC corresponding to the remaining periods includes the upper bits. Classify its corresponding bytes into the second type of bytes. All of the first type of bytes are valid data in the frame structure, and cannot be deleted.
- the second type of byte includes the control byte, which can perform selective discard processing. For example, for the 8 bytes of the first cycle, all are idle bytes, which can be deleted; for the second cycle, 8 bytes.
- the 8 bytes may participate in the encapsulation of the second byte, or may not participate in the encapsulation of the second type of bytes, because the 8 bytes include a format that usually has a convention, which can be recovered on the second interface; for the 8th cycle 8 bytes, the last 5 bytes are idle bytes, can be deleted, the third byte is the end byte, can be deleted, restored on the second interface, can also participate in the second byte of the package, To reduce the design difficulty, the first two bytes are data bytes and need to participate in the second byte of encapsulation.
- the second type is: the first interface circuit is configured to: if all of the first group of bits are low-order bits, the byte in the first group of bytes is a first type of byte, if the first Included in the group bit is a high order bit, and the first set of bytes includes an S byte or a T byte, and the byte in the first set of bytes is a first type of byte, if the first group The upper bit is included in the bit, and the S byte or T byte is not included in the first set of bytes, and the byte in the first set of bytes is the second type of byte. Referring to FIG.
- the five groups of RXCs corresponding to the third to seventh periods are all 0x00, that is, all of the lower bits, and the corresponding bytes are classified into the first type of bytes, and the corresponding bits of the second period are 0x01. , including the upper bits, the corresponding byte includes S bytes, 8 bytes are classified into the first type of bytes, and the bit corresponding to the 8th cycle is 0xFC, including the upper bits, and the corresponding bytes include T bytes, 8 The bytes are classified into the first type of bytes, and the bit corresponding to the first period is 0xFF, including the upper bits, the corresponding bytes do not include S bytes and T bytes, and 8 bytes are classified into the second type of bytes.
- the third type is: the first interface circuit is configured to: if all of the first group of bits are low-order bits, the byte in the first group of bytes is a first type of byte, if the first Included in the group bit is a high order bit, and the first set of bytes includes a T byte, and the byte in the first set of bytes is a first type of byte, if the first set of bits includes a high bit Bits, and the T bytes are not included in the first set of bytes, and the bytes in the first set of bytes are the second type of bytes.
- the five groups of RXCs corresponding to the third to seventh periods are all 0x00, that is, all of the lower bits, and the corresponding bytes are classified into the first type of bytes, and the bits corresponding to the eighth period are 0xFC.
- the corresponding byte includes T bytes
- 8 bytes are classified into the first type of bytes
- the corresponding bit of the first cycle is 0xFF, including the upper bits
- the corresponding bytes do not include the T bytes.
- the 8 bytes are classified into the second type of bytes, and the bit corresponding to the second period is 0x01, including the upper bits, the corresponding bytes do not include the T bytes, and the 8 bytes are classified into the second type of bytes.
- the first type of byte except for the 5th to 7th cycles corresponding to 5 groups of bytes and the first two bytes of the 8th cycle cannot be discarded, other bytes can participate in the first class of byte encapsulation exchange. It may not participate in the encapsulation exchange of the first type of bytes.
- the second type of bytes there is also the option to perform a package exchange.
- the first RXD is the O code control byte
- the second to the fourth RXD are D1, D2 and D3 are 3 data bytes
- the 5th to 8th is a control byte (for example, a free byte)
- the 8 bits corresponding to 8 bytes are 0xF1.
- 8 bytes are divided into the second type of bytes. If the O code control byte is a useful control byte, the O code control byte and the 3 data bytes following the O code control byte need to participate in the encapsulation exchange, if the O code control byte is unable to The identified control bytes may not participate in the encapsulation exchange.
- control bytes defined by the standard specification such as local fault information (LF) and remote fault information for negotiating the link state
- the identified control byte can be configured according to the policy. For example, when a bit of the idle 64B/66B block has an error during transmission, the reverse occurs. When transmitting through the MII interface, the inverted bit can be located.
- the byte identifier is passed as a data byte, and 8 bytes of the 8 RXDs are simultaneously encapsulated and exchanged.
- the encapsulated L1 first class bytes include at least one of frame header information, end of frame information, information in the frame, and serial number information, and the encapsulated L2 second type words
- the section includes at least one of the serial number information. If the first classification method is adopted, the first type of bytes and the second type of bytes are exchanged by different logical switching planes, and the delays of different logical switching planes may be different, and the serial number information is required to be the second period of the second period.
- the second type of bytes, the first type of bytes of the third to seventh periods, and the second type of bytes of the eighth period are sorted to be combined in the second interface circuit.
- the switching circuit is configured to switch the encapsulated L1 first class bytes to the second interface through the first logical switching plane, and the encapsulated L2 second class bytes through the second logical exchange.
- the plane is switched to the second interface.
- the second interface circuit is configured to decapsulate the encapsulated L1 first class bytes to obtain the decapsulated L1 first class bytes and the L1 first class bytes. Encapsulating the information, decapsulating the encapsulated L2 second-class bytes to obtain encapsulated L2 second-class bytes and the L2 second-class bytes of package information, and the second interface circuit is further configured to The L1 first class byte encapsulation information and the L2 second class byte encapsulation information are sent by the second interface, and the L1 first class bytes and the decapsulated L2 second class bytes are sent through the second interface. .
- the MII interface can be exchanged based on the standardized MII interface, and the PHY and MAC in the existing Ethernet industry chain can be taken to reduce the cost pressure brought by the new switching technology.
- the type of each byte can be identified, and the refined switching, management, and control strategies can be identified.
- the byte can be implemented in the embodiment shown in FIG. 7B. Divided into two categories, each performing different exchange, management and control strategies. It is based on byte exchange and decoupling from the codec mode of the physical layer.
- the 64B/66B code block it can also be applied to the exchange of larger code blocks such as 256B/257B, or smaller code blocks such as 8B/10B. Exchange.
- each step of the above method may be completed by an integrated logic circuit of hardware in a processor or an instruction in a form of software.
- the steps of the method disclosed in the embodiments of the present invention may be directly implemented as hardware processor execution completion, or performed by a combination of hardware and software units in the processor.
- the software unit can be located in a conventional storage medium such as random access memory, flash memory, read only memory, programmable read only memory or electrically erasable programmable memory, registers, and the like.
- the storage medium is located in the memory, and the processor reads the information in the memory and combines the hardware to complete the steps of the above method. To avoid repetition, it will not be described in detail here.
- the size of the serial numbers of the above processes does not mean the order of execution, and the order of execution of each process should be determined by its function and internal logic, and should not be taken to the embodiments of the present invention.
- the implementation process constitutes any limitation.
- the disclosed systems, devices, and methods may be implemented in other manners.
- the device embodiments described above are merely illustrative.
- the division of cells is only a logical function division.
- multiple units or components may be combined or integrated. Go to another system, or some features can be ignored or not executed.
- the mutual coupling or direct coupling or communication connection shown or discussed may be an indirect coupling or communication connection through some interface, device or unit, and may be in an electrical, mechanical or other form.
- the units described as separate components may or may not be physically separate, and the components displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed to multiple network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of the embodiment.
- each functional unit in each embodiment of the present invention may be integrated into one processing unit, or each unit may exist physically separately, or two or more units may be integrated into one unit.
- a computer program product includes one or more computer instructions.
- the computer can be a general purpose computer, a special purpose computer, a computer network, or other programmable device.
- the computer instructions can be stored in a computer readable storage medium or transferred from one computer readable storage medium to another computer readable storage medium, for example, computer instructions can be wired from a website site, computer, server or data center (eg Coax, fiber, digital subscriber line (DSL) or wireless (eg, infrared, wireless, microwave, etc.) is transmitted to another website, computer, server, or data center.
- the computer readable storage medium can be any available media that can be accessed by a computer or a data storage device such as a server, data center, or the like that includes one or more available media.
- Useful media can be magnetic media (eg, floppy disk, hard disk, magnetic tape), optical media (eg, DVD), or semiconductor media (eg, Solid State Disk (SSD)).
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Automation & Control Theory (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims (18)
- 一种交换方法,其特征在于,包括:通过第一接口接收M个字节;将所述M个字节中的L个字节进行封装,得到封装后的L个字节,M和L为大于等于1的整数,L小于M;将封装后的L个字节交换到第二接口;将封装后的L个字节解封装得到解封装后的L个字节;通过第二接口发送所述解封装后的L个字节。
- 根据权利要求1所述的方法,所述将所述M个字节中的L个字节进行封装,得到封装后的L个字节之前,还包括:通过第一接口接收所述M个字节对应的M个比特,M个比特中的每个比特用于指示对应字节的状态;所述将所述M个字节中的L个字节进行封装,得到封装后的L个字节包括:根据所述M个字节对应的M个比特将所述M个字节中的L个字节进行封装,得到封装后的L个字节。
- 根据权利要求2所述的方法,所述第一接口为第一媒体无关接口,所述第一媒体无关接口包括一个接收方向控制信号和S个接收方向数据信号,S为大于1的整数;所述通过第一接口接收M个字节包括:通过所述S个接收方向数据信号接收M个字节;所述通过第一接口接收所述M个字节对应的M个比特包括:通过所述一个接收方向控制信号接收所述M个字节对应的M个比特。
- 根据权利要求3所述的方法,所述通过所述S个接收方向数据信号接收M个字节包括:通过所述S个接收方向数据信号接收T组字节,T为大于等于1的整数,每组字节包括S个字节,S和T的乘积为M,所述T组字节包括第一组字节;所述通过所述一个接收方向控制信号接收所述M个字节对应的M个比特包括:通过所述一个接收方向控制信号接收T组比特,每组比特包括S个比特,T组比特中的每组比特对应T组字节中的一组字节,所述T组比特包括第一组比特,第一组比特和第一组字节对应。
- 根据权利要求4所述的方法,所述将所述M个字节中的L个字节进行封装,得到封装后的L个字节包括:根据第一组字节对应的第一组比特确定所述第一组字节中的字节为第一类字节或第二类字节;将M个字节中的L1个第一类字节进行封装,得到封装后的L1个第一类字节,L1为大于等于1的整数,L1小于M;将M个字节中的L2个第二类字节进行封装,得到封装后的L2个第二类字节,L2为大于等于1的整数,L2小于M。
- 根据权利要求5所述的方法,所述根据第一组字节对应的第一组比特确定所述第一组字节中的字节为第一类字节或第二类字节包括:如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节;如果所述第一组比特中包括高位比特,则所述第一组字节中的字节为第二类字节;或者如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节;如果所述第一组比特中包括高位比特,且所述第一组字节中包括S字节或T字节,则所述第一组字节中的字节为第一类字节;如果所述第一组比特中包括高位比特,且所述第一组字节中不包括S字节或T字节,则所述第一组字节中的字节为第二类字节;或者如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节;如果所述第一组比特中包括高位比特,且所述第一组字节中包括T字节,则所述第一组字节中的字节为第一类字节;如果所述第一组比特中包括高位比特,且所述第一组字节中不包括T字节,则所述第一组字节中的字节为第二类字节。
- 根据权利要求5所述的方法,所述封装后的L1个第一类字节包括帧头信息、帧尾信息、帧中信息、序列号信息中的至少一个,所述封装后的L2个第二类字节包括序列号信息中的至少一个。
- 根据权利要求5所述的方法,所述将封装后的L个字节交换到第二接口包括:将封装后的L1个第一类字节通过第一逻辑交换平面交换到二接口;将封装后的L2个第二类字节通过第二逻辑交换平面交换到二接口。
- 根据权利要求5所述的方法,所述将封装后的L个字节解封装得到解封装后的L个字节包括:将封装后的L1个第一类字节解封装得到解封装后的L1个第一类字节和所述L1个第一类字节的封装信息;将封装后的L2个第二类字节解封装得到解封装后的L2个第二类字节和所述L2个第二类字节的封装信息;所述通过第二接口发送所述解封装后的L个字节包括:根据所述L1个第一类字节的封装信息和所述L2个第二类字节的封装信息通过第二接口发送解封装后L1个第一类字节和解封装后L2个第二类字节。
- 一种交换装置,其特征在于,包括:第一接口电路,用于通过第一接口接收M个字节,将将所述M个字节中的L个字节进行封装,得到封装后的L个字节,M和L为大于等于1的整数,L小于M;交换电路,用于将将封装后的L个字节交换到第二接口电路;第二接口电路,用于将封装后的L个字节解封装得到解封装后的L个字节,通过第二接口发送所述解封装后的L个字节。
- 根据权利要求10所述的交换装置,所述第一接口电路具体用于通过所述第一接口接收所述M个字节,通过所述第一接口接收所述M个字节对应的M个比特,M个比特中的每个比特用于指示对应字节的状态,根据所述M个字节对应的M个比特将所述M个字节中的L个字节进行封装,得到封装后的L个字节。
- 根据权利要求11所述的交换装置,所述第一接口为第一媒体无关接口,所述第一媒体无关接口包括一个接收方向控制信号和S个接收方向数据信号,S为大于1的整数;所述第一接口电路用于通过第一接口接收M个字节包括:所述第一接口电路用于通过所述S个接收方向数据信号接收M个字节;所述第一接口电路用于通过第一接口接收所述M个字节对应的M个比特包括:所述第一接口电路用于通过所述一个接收方向控制信号接收所述M个字节对应的M个比特。
- 根据权利要求12所述的交换装置,所述第一接口电路用于通过所述S个接收方向数据信号接收M个字节包括:所述第一接口电路用于通过所述S个接收方向数据信号接收T组字节,T为大于等于1的整数,每组字节包括S个字节,S和T的乘积为M,所述T组字节包括第一组字节;所述第一接口电路用于通过所述一个接收方向控制信号接收所述M个字节对应的M个比特包括:所述第一接口电路用于通过所述一个接收方向控制信号接收T组比特,每组比特包括S个比特,T组比特中的每组比特对应T组字节中的一组字节,所述T组比特包括第一组比特,第一组比特和第一组字节对应。
- 根据权利要求13所述的方法交换装置,所述第一接口电路用于所述将所述M个字节中的L个字节进行封装,得到封装后的L个字节包括:所述第一接口电路用于根据第一组字节对应的第一组比特确定所述第一组字节中的字节为第一类字节或第二类字节,将M个字节中的L1个第一类字节进行封装,得到封装后的L1个第一类字节,L1为大于等于1的整数,L1小于M,将M个字节中的L2个第二类字节进行封装,得到封装后的L2个第二类字节,L2为大于等于1的整数,L2小于M。
- 根据权利要求14所述的交换装置,所述第一接口电路用于根据第一组字节对应的第一组比特确定所述第一组字节中的字节为第一类字节或第二类字节包括:所述第一接口电路用于如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节,如果所述第一组比特中包括高位比特,则所述第一组字节中的字节为第二类字节;或者所述第一接口电路用于如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节,如果所述第一组比特中包括高位比特,且所述第一组字节中包括S字节或T字节,则所述第一组字节中的字节为第一类字节,如果所述第一组比特中包括高位比特,且所述第一组字节中不包括S字节或T字节,则所述第一组字节中的字节为第二类字节;或者所述第一接口电路用于如果所述第一组比特中全部为低位比特,则所述第一组字节中的字节为第一类字节,如果所述第一组比特中包括高位比特,且所述第一组字节中包括T字节,则所述第一组字节中的字节为第一类字节,如果所述第一组比特中包括高位比特,且所述第一组字节中不包括T字节,则所述第一组字节中的字节为第二类字节。
- 根据权利要求14所述的交换装置,所述封装后的L1个第一类字节包括帧头信息、帧尾信息、帧中信息、序列号信息中的至少一个,所述封装后的L2个第二类字节包括序列号信息中的至少一个。
- 根据权利要求14所述的交换装置,所述交换电路用于将封装后的L个字节交换到第二接口包括:所述交换电路用于将封装后的L1个第一类字节通过第一逻辑交换平面交换到二接口,将封装后的L2个第二类字节通过第二逻辑交换平面交换到二接口。
- 根据权利要求14所述的交换装置,所述第二接口电路用于将封装后的L个字节解封装得到解封装后的L个字节包括:所述第二接口电路用于将封装后的L1个第一类字节解封装得到解封装后的L1个第一类字节和所述L1个第一类字节的封装信息,将封装后的L2个第二类字节解封装得到解封装后的L2个第二类字节和所述L2个第二类字节的封装信息;所述第二接口电路用于通过第二接口发送所述解封装后的L个字节包括:所述第二接口电路用于根据所述L1个第一类字节的封装信息和所述L2个第二类字节的封装信息通过第二接口发送解封装后L1个第一类字节和解封装后L2个第二类字节。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020207008174A KR102325104B1 (ko) | 2017-08-28 | 2018-08-14 | 교환 방법 및 장치 |
EP18850781.8A EP3664371B1 (en) | 2017-08-28 | 2018-08-14 | Switching method and apparatus |
JP2020512019A JP7028963B2 (ja) | 2017-08-28 | 2018-08-14 | 交換方法および装置 |
US16/802,977 US11290578B2 (en) | 2017-08-28 | 2020-02-27 | Encapsulating and exchanging bytes in a telecommunication system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710749377.0 | 2017-08-28 | ||
CN201710749377.0A CN109428748B (zh) | 2017-08-28 | 2017-08-28 | 一种交换方法和装置 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/802,977 Continuation US11290578B2 (en) | 2017-08-28 | 2020-02-27 | Encapsulating and exchanging bytes in a telecommunication system |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2019042121A1 true WO2019042121A1 (zh) | 2019-03-07 |
Family
ID=65502501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2018/100322 WO2019042121A1 (zh) | 2017-08-28 | 2018-08-14 | 一种交换方法和装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11290578B2 (zh) |
EP (1) | EP3664371B1 (zh) |
JP (1) | JP7028963B2 (zh) |
KR (1) | KR102325104B1 (zh) |
CN (1) | CN109428748B (zh) |
WO (1) | WO2019042121A1 (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101783772A (zh) * | 2010-03-23 | 2010-07-21 | 华为技术有限公司 | 报文封装和解封装方法、装置及系统 |
CN106803814A (zh) * | 2015-11-26 | 2017-06-06 | 中兴通讯股份有限公司 | 一种灵活以太网路径的建立方法、装置及系统 |
CN106850465A (zh) * | 2016-12-27 | 2017-06-13 | 深圳市海思半导体有限公司 | 一种Flex E数据交换方法及交换设备 |
WO2017121158A1 (zh) * | 2016-01-15 | 2017-07-20 | 华为技术有限公司 | 处理弹性以太网信号的方法和装置 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6317433B1 (en) * | 1997-10-16 | 2001-11-13 | Cisco Technology, Inc. | Method and system for optimizing transmission link bandwidth occupation in high speed digital networks |
US7570643B2 (en) * | 2003-02-12 | 2009-08-04 | Cisco Technology, Inc. | Efficient framing procedure for variable length packets |
US7512150B2 (en) * | 2003-03-24 | 2009-03-31 | Applied Micro Circuits Corporation | 10 GbE LAN signal mapping to OTU2 signal |
US7333508B2 (en) * | 2004-01-20 | 2008-02-19 | Nortel Networks Limited | Method and system for Ethernet and frame relay network interworking |
US7684419B2 (en) * | 2005-04-19 | 2010-03-23 | Cisco Technology, Inc. | Ethernet encapsulation over optical transport network |
KR100728289B1 (ko) * | 2005-11-02 | 2007-06-13 | 삼성전자주식회사 | 광대역 무선 접속 시스템의 대역폭 처리 방법 및 그 장치 |
WO2009005154A1 (ja) * | 2007-07-05 | 2009-01-08 | Nippon Telegraph And Telephone Corporation | 信号ブロック列処理方法および信号ブロック列処理装置 |
JP2010537508A (ja) * | 2007-08-15 | 2010-12-02 | マックス リニアー、インコーポレイテッド | ブロックインタリーブされた符号化信号のデインタリーブ消失情報を保存する方法および装置 |
CN101414922B (zh) * | 2007-10-16 | 2012-09-05 | 华为技术有限公司 | 实现ip数据包发送、接收的方法及装置 |
US7869468B1 (en) * | 2009-06-12 | 2011-01-11 | Applied Micro Circuits Corporation | Transport of multilane traffic over a multilane physical interface |
CN102364472A (zh) * | 2011-10-25 | 2012-02-29 | 中兴通讯股份有限公司 | 数据存储方法及系统 |
EP2829094B1 (en) * | 2012-03-23 | 2020-12-30 | Nokia Technologies Oy | Method, apparatus and computer program product for automatic tunneling of ipv6 packets with topologically incorrect source addresses |
CN104426631B (zh) * | 2013-09-06 | 2018-03-06 | 华为技术有限公司 | 对数据进行处理的方法及装置 |
US9531565B2 (en) * | 2013-12-20 | 2016-12-27 | Pismo Labs Technology Limited | Methods and systems for transmitting and receiving packets |
CN103825821B (zh) * | 2014-02-11 | 2017-06-13 | 华为技术有限公司 | 一种报文转发方法以及一种网络接入设备 |
US9800361B2 (en) | 2015-06-30 | 2017-10-24 | Ciena Corporation | Flexible ethernet switching systems and methods |
WO2017119219A1 (ja) * | 2016-01-06 | 2017-07-13 | 日本電気株式会社 | 通信方法 |
CN105933087B (zh) * | 2016-04-18 | 2018-07-31 | 华为技术有限公司 | 一种以太网中数据处理的方法、相关设备及系统 |
-
2017
- 2017-08-28 CN CN201710749377.0A patent/CN109428748B/zh active Active
-
2018
- 2018-08-14 JP JP2020512019A patent/JP7028963B2/ja active Active
- 2018-08-14 KR KR1020207008174A patent/KR102325104B1/ko active IP Right Grant
- 2018-08-14 EP EP18850781.8A patent/EP3664371B1/en active Active
- 2018-08-14 WO PCT/CN2018/100322 patent/WO2019042121A1/zh unknown
-
2020
- 2020-02-27 US US16/802,977 patent/US11290578B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101783772A (zh) * | 2010-03-23 | 2010-07-21 | 华为技术有限公司 | 报文封装和解封装方法、装置及系统 |
CN106803814A (zh) * | 2015-11-26 | 2017-06-06 | 中兴通讯股份有限公司 | 一种灵活以太网路径的建立方法、装置及系统 |
WO2017121158A1 (zh) * | 2016-01-15 | 2017-07-20 | 华为技术有限公司 | 处理弹性以太网信号的方法和装置 |
CN106850465A (zh) * | 2016-12-27 | 2017-06-13 | 深圳市海思半导体有限公司 | 一种Flex E数据交换方法及交换设备 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3664371A4 * |
Also Published As
Publication number | Publication date |
---|---|
CN109428748B (zh) | 2022-03-29 |
CN109428748A (zh) | 2019-03-05 |
KR20200042931A (ko) | 2020-04-24 |
EP3664371B1 (en) | 2022-12-07 |
KR102325104B1 (ko) | 2021-11-10 |
JP2020532237A (ja) | 2020-11-05 |
US11290578B2 (en) | 2022-03-29 |
JP7028963B2 (ja) | 2022-03-02 |
EP3664371A4 (en) | 2020-08-26 |
US20200204660A1 (en) | 2020-06-25 |
EP3664371A1 (en) | 2020-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111788794B (zh) | 用于配置灵活以太网节点的方法和设备 | |
WO2017202158A1 (zh) | 转发数据的方法和设备 | |
WO2019128664A1 (zh) | 一种数据传输方法、通信设备及存储介质 | |
WO2019019906A1 (zh) | 一种通信方法、设备及存储介质 | |
US20210152898A1 (en) | Transmission network system, data switching and transmission method, apparatus and equipment | |
JP2021168480A (ja) | Dcnパケット処理方法、ネットワークデバイスおよびネットワークシステム | |
US11412074B2 (en) | Method and device for transparently transmitting service frequency | |
WO2020168898A1 (zh) | 一种灵活以太网通信方法及网络设备 | |
WO2019128665A1 (zh) | 一种数据传输方法、通信设备及存储介质 | |
WO2009074002A1 (fr) | Dispositif et procédé de mise en œuvre d'un canal de réseau de communication de signalisation et d'un réseau de communication de gestion | |
WO2020181462A1 (zh) | 交互时钟同步报文的方法及装置 | |
US9036640B2 (en) | Encapsulation of data | |
WO2012000374A1 (zh) | 接口业务集中处理方法和系统 | |
US20240187350A1 (en) | Device and method for transferring identification and/or data flow control information between devices | |
WO2020029892A1 (zh) | 接收码块流的方法、发送码块流的方法和通信装置 | |
CN113472826A (zh) | 一种业务承载、提取方法、数据交换方法及设备 | |
CN105027491B (zh) | 明确地重排列分组的系统和方法 | |
WO2019042121A1 (zh) | 一种交换方法和装置 | |
WO2021115215A1 (zh) | 一种数据传输方法、通信设备及存储介质 | |
WO2020029893A1 (zh) | 接收码块流的方法、发送码块流的方法和通信装置 | |
JP6929436B2 (ja) | ビット・ブロック・ストリームを処理する方法及び装置、ビット・ブロック・ストリームのレート・マッチングのための方法及び装置、並びにビット・ブロック・ストリームを切り替える方法及び装置 | |
WO2024002188A1 (zh) | 用于灵活以太网的方法、网络设备及存储介质 | |
WO2022262614A1 (zh) | 通信方法、装置及系统 | |
CN100370778C (zh) | 弹性分组环网传送业务的方法 | |
CN116112452A (zh) | 报文传输方法及通信装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 18850781 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2020512019 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2018850781 Country of ref document: EP Effective date: 20200305 |
|
ENP | Entry into the national phase |
Ref document number: 20207008174 Country of ref document: KR Kind code of ref document: A |