WO2019029576A1 - Procédé de codage, procédé de décodage, dispositif de codage et dispositif de décodage - Google Patents

Procédé de codage, procédé de décodage, dispositif de codage et dispositif de décodage Download PDF

Info

Publication number
WO2019029576A1
WO2019029576A1 PCT/CN2018/099409 CN2018099409W WO2019029576A1 WO 2019029576 A1 WO2019029576 A1 WO 2019029576A1 CN 2018099409 W CN2018099409 W CN 2018099409W WO 2019029576 A1 WO2019029576 A1 WO 2019029576A1
Authority
WO
WIPO (PCT)
Prior art keywords
crc
decoded
length
decoding
check
Prior art date
Application number
PCT/CN2018/099409
Other languages
English (en)
Chinese (zh)
Inventor
武雨春
梁继业
冯淑兰
刘华斌
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2019029576A1 publication Critical patent/WO2019029576A1/fr

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045Arrangements at the receiver end
    • H04L1/0047Decoding adapted to other signal detection operation
    • H04L1/005Iterative decoding, including iteration between signal detection and decoding operation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0061Error detection codes

Definitions

  • the present application relates to the field of communication technologies, and more particularly to an encoding method, a decoding method, an encoding device, and a decoding device.
  • the CRC check bit (TB_CRC) is generally added to the TB, and then the length corresponding to the TB after the TB_CRC check bit is added is determined. Then, according to the relationship between the length of the TB corresponding to the TB_CRC and the preset length, the subsequent coding mode is determined.
  • the coder does not divide the TB (in this case, the TB corresponds to a corresponding CB), but directly encodes the TB; if the TB_CRC is added If the length corresponding to the TB is greater than the preset length, then the TB needs to be divided into multiple code blocks (CBs), and the corresponding CRC check bits (CB_CRC) are added to each of the plurality of CBs.
  • CBs code blocks
  • CB_CRC CRC check bits
  • the decoding end needs to perform different check processing for different situations when decoding the TB to be decoded.
  • the decoding end needs to perform TB_CRC check every iteration decoding.
  • the decoding end needs to perform CB_CRC check every iteration decoding. Since only one type of CRC check module is embedded in one type of decoder. Therefore, for the above two cases, decoding needs to set different types of decoders (a CB_CRC check module is embedded in one decoder, and a TB_CRC check module is embedded in another decoder), and the decoder is generally It is implemented by a complicated hardware circuit. Therefore, setting two different types of decoders at the decoding end and switching between different types of decoders increases the complexity of the hardware implementation of the decoding end.
  • the present application provides an encoding method, a decoding method, an encoding device, and a decoding device to reduce the complexity of hardware implementation of the decoding end.
  • an encoding method includes: acquiring a transport block TB; adding a TB_CRC to the TB, the TB_CRC is used for performing a CRC check on the TB; and determining a length corresponding to the TB after adding the TB_CRC; In the case that the length corresponding to the TB after the TB_CRC is added is less than or equal to the preset length, the TB after the TB_CRC is added is determined as the coding block CB; the CB_CRC is added to the CB, and the CB_CRC is used for the CB.
  • CRC check encodes the CB after joining the CB_CRC.
  • the decoding end when the TB includes only one CB, the CB_CRC is also added to the TB, so that whether the TB includes multiple CBs or only a single CB, the decoding end can perform CB_CRC check in iterative decoding. It is not necessary to use different CRC check modes according to different situations of TB (TB contains multiple CBs or only a single CB) in iterative decoding as in the prior scheme (different CRC check modes correspond to different decoders) Therefore, in the present application, the decoding end uses a type of decoder in the iterative decoding, which reduces the complexity of the hardware implementation of the decoding end.
  • TB_CRC is a CRC sequence for checking the TB
  • CB_CRC is a CRC sequence for checking the CB
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • the method further includes: after the TB_CRC after the TB_CRC is added, the length of the TB is greater than the preset length, after adding the TB_CRC
  • the TB is divided into a plurality of CBs; the CB_CRC is added to each of the plurality of CBs; and each CB after the CB_CRC is added is encoded.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • a decoding method includes: determining a length of a transport block TB to be coded; determining a number of CBs included in the TB to be decoded according to the length of the TB to be decoded Receiving the TB to be decoded; if the TB to be decoded includes only one CB, performing iterative decoding on the TB to be decoded, and performing data block obtained by decoding each iteration CB_CRC check, wherein the TB to be decoded includes a CB_CRC and a TB_CRC, the CB_CRC is used for performing CRC check on the CB, and the TB_CRC is used for performing CRC check on the TB; In the case of CB_CRC check, the TB_CRC check is performed on the data block obtained by the iterative decoding.
  • the decoding end since the TB to be decoded only includes one CB, the TB to be decoded also includes the CB_CRC. Therefore, when the TB includes only one CB, the decoding end can also perform CB_CRC check during iterative decoding. Instead of using different CRC check modes according to different situations of TB (TB includes multiple CBs or only a single CB) in iterative decoding, as in the prior art, therefore, in the present application, the decoding end adopts One type of decoder can realize iterative decoding and verification of data, which reduces the complexity of hardware implementation of the decoding end.
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • determining, according to the length of the TB to be coded, the number of CBs included in the TB to be coded including: the TB to be decoded Determining that the to-be-decoded TB includes only one CB, and determining that the to-be-translated is performed if the length of the TB to be decoded is greater than the preset length.
  • the code TB contains multiple CBs.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • the method further includes: performing iterative decoding on the TB to be decoded, where the TB to be coded includes multiple CBs, And performing CB_CRC check on each of the plurality of data blocks obtained by the iterative decoding; in the case that each of the plurality of data blocks obtained by the iterative decoding passes the CB_CRC check, The plurality of data blocks obtained by the iterative decoding are concatenated to obtain a TB including a TB_CRC; and the TB containing the TB_CRC is subjected to a TB_CRC check.
  • an encoding apparatus comprising means for performing the first aspect or various implementations thereof.
  • a decoding apparatus comprising means for performing the second aspect or various implementations thereof.
  • a fifth aspect provides an encoding apparatus including a memory, a transceiver for storing a program, and a processor for executing a program, when the program is executed, the processor and the The transceiver performs the method of the first aspect or any of the possible implementations of the first aspect.
  • the encoding device may specifically be a terminal device or a network device.
  • a sixth aspect provides a decoding apparatus including a memory, a transceiver for storing a program, and a processor for executing a program, when the program is executed, the processor and the The transceiver performs the method of the second aspect or any of the possible implementations of the second aspect.
  • the decoding device may specifically be a terminal device or a network device.
  • an encoding apparatus comprising a storage medium and a central processing unit, the storage medium may be a non-volatile storage medium, wherein the storage medium stores a computer executable program, the central processing The apparatus is coupled to the non-volatile storage medium and executes the computer executable program to implement the method of the first aspect or any of the possible implementations of the first aspect.
  • the encoding device may specifically be a terminal device or a network device.
  • a decoding apparatus includes a storage medium and a central processing unit, and the storage medium may be a non-volatile storage medium, where the computer-executable program is stored in the storage medium, A central processing unit is coupled to the non-volatile storage medium and executes the computer-executable program to implement the method of the second aspect or any of the possible implementations of the second aspect.
  • the decoding device may specifically be a terminal device or a network device.
  • a chip comprising a processor and a communication interface, the communication interface for communicating with an external device, the processor for performing the first aspect or any possible implementation of the first aspect The method in the way.
  • the chip may further include a memory, where the memory stores an instruction, the processor is configured to execute an instruction stored on the memory, when the instruction is executed, The processor is for performing the method of the first aspect or any of the possible implementations of the first aspect.
  • the chip is integrated on a terminal device or a network device.
  • a chip comprising a processor and a communication interface, the communication interface for communicating with an external device, the processor for performing any of the possible implementations of the second aspect or the second aspect The method in the way.
  • the chip may further include a memory, where the memory stores an instruction, the processor is configured to execute an instruction stored on the memory, when the instruction is executed, The processor is for performing the method of any of the possible implementations of the second aspect or the second aspect.
  • the chip is integrated on a terminal device or a network device.
  • a computer readable storage medium storing program code for device execution, the program code comprising any of the possible implementations for performing the first aspect or the first aspect The instructions of the method in the way.
  • a twelfth aspect a computer readable storage medium storing program code for device execution, the program code comprising any of the possible implementations for performing the second aspect or the second aspect The instructions of the method in the way.
  • FIG. 1 is a schematic diagram of a possible application scenario of an embodiment of the present application.
  • FIG. 2 is a schematic flowchart of an encoding method in an embodiment of the present application.
  • FIG. 3 is a schematic diagram of dividing a TB into a CB in the embodiment of the present application.
  • FIG. 4 is a schematic diagram of dividing a TB into multiple CBs in an embodiment of the present application.
  • FIG. 5 is a schematic flowchart of a decoding method according to an embodiment of the present application.
  • FIG. 6 is a schematic diagram of a block error rate when decoding a conventional decoding method and a decoding method according to an embodiment of the present application;
  • FIG. 7 is a schematic block diagram of an encoding apparatus according to an embodiment of the present application.
  • FIG. 8 is a schematic block diagram of a decoding apparatus according to an embodiment of the present application.
  • FIG. 9 is a schematic block diagram of an encoding apparatus according to an embodiment of the present application.
  • FIG. 10 is a schematic block diagram of a decoding apparatus according to an embodiment of the present application.
  • GSM global system for mobile communications
  • CDMA code division multiple access
  • WCDMA wideband code division multiple access
  • GPRS general packet radio service
  • LTE long term evolution
  • FDD LTE frequency division duplex
  • TDD LTE Time division duplex
  • UMTS universal mobile telecommunication system
  • WiMAX worldwide interoperability for microwave access
  • 5G future fifth generation
  • 5G fifth generation
  • NR new radio
  • the terminal device in the embodiment of the present application may refer to a user equipment, an access terminal, a subscriber unit, a subscriber station, a mobile station, a mobile station, a remote station, a remote terminal, a mobile device, a user terminal, a terminal, a wireless communication device, a user agent, or User device.
  • the terminal device may also be a cellular phone, a cordless phone, a session initiation protocol (SIP) phone, a wireless local loop (WLL) station, a personal digital assistant (PDA), with wireless communication.
  • SIP session initiation protocol
  • WLL wireless local loop
  • PDA personal digital assistant
  • the network device in the embodiment of the present application may be a device for communicating with a terminal device, and the network device may be a global system for mobile communication (GSM) system or code division multiple access (CDMA).
  • GSM global system for mobile communication
  • CDMA code division multiple access
  • a base transceiver station (BTS) may also be a base station (nodeB, NB) in a wideband code division multiple access (WCDMA) system, or an evolved base station (evolutional) in an LTE system.
  • the node B, eNB or eNodeB) may also be a wireless controller in a cloud radio access network (CRAN) scenario, or the network device may be a relay station, an access point, an in-vehicle device, a wearable device, and a future.
  • the network device in the 5G network or the network device in the PLMN network in the future is not limited in this embodiment.
  • FIG. 1 is a schematic diagram of a possible application scenario of an embodiment of the present application.
  • the communication system in FIG. 1 includes a network device and a terminal device, and control information or data information can be transmitted between the network device and the terminal device in the communication system through a control channel or a data channel.
  • the network device may use the coding method of the embodiment of the present application to encode the data to be transmitted, and then transmit the encoded data to the terminal device, and the terminal device receives the data transmitted by the network device.
  • the received data may be decoded by using the decoding method in the embodiment of the present application, thereby obtaining control information or data information transmitted by the network device to the terminal device.
  • the terminal device may also use the encoding method of the embodiment of the present application to encode the data to be transmitted, and then transmit the encoded data to the network device.
  • the network device may adopt the application.
  • the decoding method of the embodiment decodes the received data to obtain control information or data information transmitted by the terminal device to the network device.
  • the encoded or decoded data may be various types of data including control information or data information.
  • FIG. 2 is a schematic flowchart of an encoding method in an embodiment of the present application.
  • the method 200 can be performed by an encoding device, which can be a network device or a terminal device.
  • the method 200 above specifically includes:
  • the TB here can be a TB transmitted from a higher layer. It should be understood that the method 200 herein may be implemented at the physical layer, and the upper layer is a layer above the physical layer.
  • the upper layer may be a media access control (MAC) layer.
  • MAC media access control
  • the foregoing TB may include data information transmitted between the network device and the terminal device through the data channel, or control information transmitted between the network device and the terminal device through the control channel.
  • TB_CRC can be added to the end of the TB.
  • the TB_CRC is a CRC sequence of TB level, and the TB_CRC corresponds to the TB, and is used to check whether the TB obtained by the decoding is accurate.
  • the length corresponding to the TB after the TB_CRC is added is the sum of the length of the TB and the length of the TB_CRC.
  • the TB after the TB_CRC is added is determined as the coding block CB.
  • the preset length in step 240 is K max -L CB_CRC .
  • K max is 6114 or 8448 respectively
  • the preset length in step 240 is 6114-L CB_CRC or 8448-L.
  • CB_CRC where L CB_CRC is the length of the CB_CRC.
  • the length of the TB is A and the length of the TB_CRC is L TB_CRC .
  • the length of the TB can be considered to be small.
  • the TB after the TB_CRC is added can be directly divided into one CB, that is, the TB after the TB_CRC is added is directly determined as CB.
  • the preset length is K max
  • the preset length is K max -L CB_CRC .
  • CB_CRC is added in each CB, considering that the length of the data block input to the encoder is smaller than K max , therefore, for only The TB is divided into one CB when the length of the TB to which the TB_CRC is added and the CB_CRC has not been added is less than or equal to K max - L CB_CRC , otherwise the TB is divided into a plurality of CBs. Therefore, the preset length in the present application is different from the preset length in the existing scheme.
  • CB_CRC is a CB level CRC sequence
  • the CB_CRC corresponds to the CB, and is used to check whether the decoded CB is accurate.
  • the TB after the TB_CRC is added is directly divided into one CB, that is, the TB corresponding to the TB_CRC is directly determined as CB (as shown in Figure 3, the CB contains TB and TB_CRC), and then CB_CRC is added to the CB (as shown in Figure 3, the CB_CRC can be located at the end of the CB), resulting in a CB containing both TB_CRC and CB_CRC. .
  • the above CB_CRC and the above TB_CRC may be generated based on different CRC polynomials.
  • CB_CRC and TB_CRC generated based on different CRC polynomials are used for CRC check, it is equivalent to using different check methods to separately check CB and TB, which can improve the accuracy of CRC check.
  • the above TB_CRC may be generated based on the polynomial (1), and the above CB_CRC may be generated based on the polynomial (2).
  • the above TB_CRC may also be generated based on the polynomial (3), and the CB_CRC may be generated based on the polynomial (4).
  • the CB after the CB_CRC is added in step 260 includes both the TB_CRC and the CB_CRC, so that the decoding end can perform CB_CRC check when decoding the corresponding TB.
  • the decoding end when the TB includes only one CB, the CB_CRC is also added to the TB, so that whether the TB includes multiple CBs or only a single CB, the decoding end can perform CB_CRC check when performing iterative decoding.
  • iterative decoding it is necessary to adopt different CRC check modes according to different situations of TB (TB contains multiple CBs or only a single CB), and different CRC check modes correspond to different translations. Code. Therefore, in the present application, the decoding end can use one type of decoder in iterative decoding, which reduces the complexity of the decoder hardware implementation at the decoding end.
  • the TB when the length of the TB is long, the TB needs to be divided into multiple CBs, and the CB_CRC is added to each CB, and when the length of the TB is short, the TB is directly divided into one.
  • CB and does not increase the CB CRC in the CB (in this case, only the TB_CRC is included in the CB), so that different types of CRC check (CB_CRC checksum TB_CRC check) may be required when the decoder performs iterative decoding.
  • the decoding end when the length of the TB is short, the TB is directly divided into one CB, and the CB_CRC is also added in the CB, so that the decoding end only needs to adopt the CB_CRC check in iterative decoding. It avoids setting different types of decoders on the decoding end, which simplifies the complexity of the implementation of the decoding end.
  • a forward error correction FEC encoder may be employed when encoding the CB after the CB_CRC is added.
  • a low density parity check (LDPC) encoder or a Turbo encoder may be used when encoding the CB after the CB_CRC is added.
  • the decoding end needs to use a decoder of a type corresponding to the encoding end for decoding during decoding.
  • the method 200 further includes: dividing a TB after adding the TB_CRC into multiple CBs, where the length of the TB corresponding to the TB_CRC is greater than a preset length; adding in each CB of the multiple CBs CB_CRC; encodes each CB after the CB_CRC is added.
  • the TB after the TB_CRC is added is divided into five CBs, and the CB_CRC is added to each CB, and then each The CB after the CB_CRC is added for forward error correction coding (FEC Encoding).
  • FEC Encoding forward error correction coding
  • dividing the TB after adding the TB_CRC into five CBs in FIG. 4 is only a specific example. In fact, when the TBs are of different lengths, the TB after adding the TB_CRC can also be divided into other numbers of CBs. .
  • the TB when the length of the TB is long (the length corresponding to the TB after adding the TB_CRC is greater than the preset length), the TB is divided into a plurality of CBs, and in each of the plurality of CBs Join the CB_CRC.
  • the CB_CRC is added to the CB obtained by dividing the TB. That is to say, whether the TB is divided into a single CB or the TB is divided into multiple CBs, the present application adds a CB_CRC to the CB obtained by the TB partition, so that the decoding end is in any TB to be decoded.
  • CB_CRC check can be used for iterative decoding.
  • the encoding method of the embodiment of the present application is described above.
  • the decoding method of the embodiment of the present application is described below with reference to FIG. 5. It should be understood that the decoding method of the embodiment of the present application corresponds to the encoding method of the embodiment of the present application.
  • the decoding method of the embodiment of the present application can decode the data obtained by the encoding in the embodiment of the present application to obtain final data.
  • FIG. 5 is a schematic flowchart of a decoding method according to an embodiment of the present application.
  • the method 500 can be performed by a decoding end device.
  • the encoding end device may specifically be a network device or a terminal device.
  • the method 500 specifically includes:
  • the decoding end device may determine the length of the TB to be decoded by using the control information sent by the encoding end device.
  • the decoding end device may acquire control information by using a control channel between the decoding end device and the encoding end device, and then obtain a length of the TB to be decoded according to the control information lookup table.
  • the decoding end may adopt the same manner as the encoding end when determining the number of CBs included in the TB to be decoded according to the length of the TB to be decoded.
  • determining, according to the length of the TB to be coded, the number of CBs included in the TB to be coded including: if the length of the TB to be coded is less than or equal to a preset length, determining that the TB to be decoded only includes a CB; if the length of the TB to be decoded is greater than a preset length, it is determined that the TB to be decoded includes a plurality of CBs.
  • the preset length here is K max -L CB_CRC .
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is The length of the CB_CRC.
  • the preset length is K max
  • the preset length is K max -L CB_CRC .
  • the length of the TB to be decoded herein may be the sum of the length of the TB and the length of the TB_CRC.
  • the decoding end may determine the length of the TB to be decoded according to the length of the TB and the length of the TB_CRC, and then determine the number of CBs included in the TB according to the relationship between the length of the TB to be decoded and the preset length.
  • the de-rate matching may be performed first, and then the TB to be decoded is received.
  • the TB to be decoded includes only one CB
  • the TB to be decoded is iteratively decoded, and the data block obtained by each iteration is subjected to CB_CRC check.
  • the TB to be decoded includes a TB_CRC and a CB_CRC, wherein the TB_CRC is a CRC sequence of TB level, the TB_CRC is corresponding to the TB, and is used to check whether the TB obtained by the decoding is accurate, and the CB_CRC is a CB level CRC sequence.
  • the CB_CRC corresponds to the CB, and is used to check whether the CB obtained by the decoding is accurate.
  • CB_CRC and TB_CRC may be generated based on different CRC polynomials.
  • the TB_CRC may be generated based on the above polynomial (1) or (3), and the CB_CRC may be generated based on the above polynomial (2) or (4).
  • the FEC decoder may be used when decoding the CB.
  • an LDPC decoder, a Turbo decoder, etc. may be used as long as it corresponds to the encoder type of the encoding end.
  • the TB to be decoded since the TB to be decoded includes only one CB, the TB to be decoded also includes the CB_CRC. Therefore, the CB_CRC check can also be directly used in decoding, instead of including according to the TB as in the prior art. Multiple CBs are still a single CB and adopt different CRC check methods. Therefore, the decoding end can realize decoding and verification by using one type of decoder, which reduces the complexity of decoder implementation at the decoding end. .
  • the foregoing method 800 further includes: if the TB to be coded includes multiple CBs, iteratively decoding the TB to be decoded, and decoding the iteratively into the plurality of data blocks Each data block performs a CB_CRC check; in the case where each of the plurality of data blocks obtained by the iterative decoding passes the CB_CRC check, the plurality of data blocks obtained by the iterative decoding are concatenated to obtain the inclusion TB of TB_CRC; TB_CRC check for TB containing TB_CRC.
  • the decoding end adopts A type of decoder can implement decoding and verification, which reduces the complexity of the decoder implementation at the decoding end.
  • the decoding method of the embodiment of the present application uses the 8-bit CB_CRC to perform CB_CRC check at each iterative decoding when decoding the TB to be decoded.
  • the decoding result passes the CB_CRC check, the TB is obtained, and then the TB_CRC is checked by the 8-bit TB_CRC, and if the TB_CRC check is satisfied, the final TB is obtained.
  • the TB to be coded only includes a single CB
  • the TB to be decoded by the decoding method in the existing scheme is directly used to verify the TB_CRC of 16 bits in each iterative decoding. If the TB obtained by the code satisfies the TB_CRC check, then the final TB is obtained.
  • FIG. 6 shows a block error rate for decoding using the decoding method of the embodiment of the present application when the TB to be coded includes only a single CB, and a block error rate for decoding by using the decoding method in the prior art. .
  • the change curve of the block error rate during decoding in the present scheme is very close to the change curve of the block error rate in the prior art decoding. Therefore, the decoding method of the embodiment of the present application is used for decoding.
  • the failure probability is basically the same as the failure probability of decoding by using the decoding method of the existing scheme. Therefore, the decoding method of the embodiment of the present application can achieve the same complexity as the decoder hardware while achieving the same complexity as the existing scheme. Effect.
  • the encoding method and the decoding method of the embodiments of the present application are described in detail above with reference to FIG. 1 to FIG. 6.
  • the encoding apparatus and the decoding apparatus of the embodiments of the present application are described below with reference to FIG. 7 to FIG. 10.
  • the encoding apparatus and the decoding apparatus in FIG. 7 to FIG. 10 are the encoding method and translation of the above-mentioned embodiment of the present application.
  • the coding methods are respectively corresponding, and the coding apparatus in FIG. 7 to FIG. 10 can perform the coding method in the embodiment of the present application.
  • the decoding apparatus in FIG. 7 to FIG. 10 can perform the decoding method in the embodiment of the present application.
  • the repeated description is omitted as appropriate below.
  • FIG. 7 is a schematic block diagram of an encoding apparatus according to an embodiment of the present application.
  • the encoding device 700 of Figure 7 includes:
  • An obtaining module 710 configured to acquire a transport block TB
  • the processing module 720 is configured to add a TB_CRC to the TB, where the TB_CRC is used for performing a CRC check on the TB.
  • the processing module 720 is further configured to determine a length corresponding to the TB after joining the TB_CRC;
  • the processing module 720 is further configured to determine, after the TB_CRC is TB_CRC, the length of the TB is less than or equal to a preset length, and determine the TB after adding the TB_CRC as the coding block CB;
  • the processing module 720 is further configured to add a CB_CRC in the CB, where the CB_CRC is used to perform CRC check on the CB;
  • the encoding module 730 is configured to encode the CB after joining the CB_CRC.
  • the CB_CRC is also added to the TB, so that when the decoding end performs iterative decoding, whether the TB includes multiple CBs or only a single CB, only the CB_CRC can be performed. It is not necessary to use different CRC check modes according to whether the TB contains multiple CBs or a single CB as in the prior art. Therefore, the present application can enable the decoding end to implement decoding by using one type of decoder. And verification, reducing the complexity of the decoder hardware implementation at the decoding end.
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • the processing module 720 is specifically configured to: after the TB corresponding to the TB_CRC is greater than the preset length, divide the TB after adding the TB_CRC into multiple a CB; the CB_CRC is added to each of the plurality of CBs; the encoding module is specifically configured to encode each CB after the CB_CRC is added.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • FIG. 8 is a schematic block diagram of a decoding apparatus according to an embodiment of the present application.
  • the decoding device 800 of Figure 8 includes:
  • a determining module 810 determining a length of the transport block TB to be decoded
  • the determining module 810 is further configured to determine, according to the length of the TB to be coded, the number of CBs included in the TB to be decoded;
  • the receiving module 820 is configured to receive the TB to be decoded
  • the processing module 830 is configured to perform iterative decoding on the to-be-decoded TB and perform CB_CRC verification on the data block obtained by each iteration, in a case where the TB to be decoded includes only one CB,
  • the TB to be decoded includes a CB_CRC and a TB_CRC, and the CB_CRC is used for performing a CRC check on the CB, where the TB_CRC is used for performing CRC check on the TB;
  • the processing module 830 is further configured to perform TB_CRC check on the data block obtained by the iterative decoding in the case that the data block obtained by the iterative decoding passes the CB_CRC check.
  • the TB to be decoded since the TB to be decoded includes only one CB, the TB to be decoded also includes the CB_CRC. Therefore, the CB_CRC check can also be directly used in decoding, instead of including according to the TB as in the prior art. Multiple CBs are still a single CB and adopt different CRC check methods. Therefore, the decoding end can realize decoding and verification by using one type of decoder, which reduces the complexity of decoder implementation at the decoding end. .
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • the determining module 810 is specifically configured to: when the length of the TB to be decoded is less than or equal to a preset length, determine that the to-be-decoded TB includes only one CB; In a case where the length of the TB to be decoded is greater than the preset length, it is determined that the to-be-decoded TB includes multiple CBs.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • the processing module 830 is specifically configured to perform iterative decoding on the to-be-decoded TB and perform iterative translation in a case where the TB to be coded includes multiple CBs.
  • Each of the plurality of data blocks obtained by the code performs a CB_CRC check; and in the case where each of the plurality of data blocks obtained by the iterative decoding passes the CB_CRC check, the iterative decoding is performed.
  • the obtained plurality of data blocks are concatenated to obtain a TB including a TB_CRC; and the TB containing the TB_CRC is subjected to a TB_CRC check.
  • FIG. 9 is a schematic block diagram of an encoding apparatus according to an embodiment of the present application.
  • the encoding device 900 of Figure 9 includes:
  • the memory 910 is configured to store a program.
  • a transceiver 920 configured to acquire a transport block TB
  • the processor 930 is configured to execute a program stored in the memory 910.
  • the processor 930 is specifically configured to: add a TB_CRC in the TB, where the TB_CRC is used. Performing a CRC check on the TB; determining a length corresponding to the TB after the TB_CRC is added; and determining, in the case that the length of the TB after the TB_CRC is added is less than or equal to a preset length, determining the TB after adding the TB_CRC as the coding block CB Adding a CB_CRC to the CB, the CB_CRC is used for performing CRC check on the CB, and encoding the CB after joining the CB_CRC.
  • the CB_CRC is also added to the TB, so that when the decoding end performs iterative decoding, whether the TB includes multiple CBs or only a single CB, only the CB_CRC can be performed. It is not necessary to use different CRC check modes according to whether the TB contains multiple CBs or a single CB as in the prior art. Therefore, the present application can enable the decoding end to implement decoding by using one type of decoder. And verification, reducing the complexity of the decoder hardware implementation at the decoding end.
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • the processor 930 is specifically configured to: after the TB corresponding to the TB_CRC is greater than the preset length, divide the TB after adding the TB_CRC into multiple a CB; the CB_CRC is added to each of the plurality of CBs; the encoding module is specifically configured to encode each CB after the CB_CRC is added.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • FIG. 10 is a schematic block diagram of a decoding apparatus according to an embodiment of the present application.
  • the decoding device 1000 of FIG. 10 includes:
  • the memory 1010 is configured to store a program.
  • the processor 1020 is configured to execute a program stored in the memory 1010. When the program in the memory 1010 is executed, the processor 1020 is specifically configured to: determine a length of the transport block TB to be decoded; Determining the length of the TB to be decoded determines the number of CBs included in the TB to be decoded;
  • the transceiver 1030 is configured to receive the TB to be decoded.
  • the processor 1020 is further configured to perform iterative decoding on the to-be-decoded TB and perform CB_CRC calibration on the data block obtained by each iteration in a case where the TB to be decoded includes only one CB.
  • the TB to be decoded includes a CB_CRC and a TB_CRC, and the CB_CRC is used for performing a CRC check on the CB, where the TB_CRC is used for performing CRC check on the TB;
  • the processor 1020 is further configured to perform a TB_CRC check on the data block obtained by the iterative decoding in the case that the data block obtained by the iterative decoding passes the CB_CRC check.
  • the TB to be decoded since the TB to be decoded includes only one CB, the TB to be decoded also includes the CB_CRC. Therefore, the CB_CRC check can also be directly used in decoding, instead of including according to the TB as in the prior art. Multiple CBs are still a single CB and adopt different CRC check methods. Therefore, the decoding end can realize decoding and verification by using one type of decoder, which reduces the complexity of decoder implementation at the decoding end. .
  • the TB_CRC and the CB_CRC are determined based on different CRC generation polynomials.
  • the processor 1020 is specifically configured to: when the length of the TB to be decoded is less than or equal to a preset length, determine that the to-be-decoded TB includes only one CB; In a case where the length of the TB to be decoded is greater than the preset length, it is determined that the to-be-decoded TB includes multiple CBs.
  • the preset length is 6114-L CB_CRC or 8448-L CB_CRC , where L CB_CRC is the length of the CB_CRC.
  • the processor 1020 is specifically configured to perform iterative decoding on the to-be-decoded TB and perform iterative translation in a case where the TB to be coded includes multiple CBs.
  • Each of the plurality of data blocks obtained by the code performs a CB_CRC check; and in the case where each of the plurality of data blocks obtained by the iterative decoding passes the CB_CRC check, the iterative decoding is performed.
  • the obtained plurality of data blocks are concatenated to obtain a TB including a TB_CRC; and the TB containing the TB_CRC is subjected to a TB_CRC check.
  • the present application provides an encoding apparatus including a storage medium and a central processing unit
  • the storage medium may be a non-volatile storage medium in which a computer executable program is stored
  • the central processing unit Connected to the non-volatile storage medium and performs the encoding method of the embodiment of the present application.
  • the encoding device here may specifically be a terminal device or a network device.
  • the present application provides a decoding apparatus, which includes a storage medium and a central processing unit, and the storage medium may be a non-volatile storage medium in which a computer executable program is stored, the central A processor is coupled to the non-volatile storage medium and executes the computer executable program to implement the decoding method of an embodiment of the present application.
  • the decoding device here may specifically be a terminal device or a network device.
  • the present application provides a chip including a processor and a communication interface for communicating with an external device for performing the encoding method of the embodiments of the present application.
  • the chip may further include a memory, where the memory stores an instruction, the processor is configured to execute an instruction stored on the memory, when the instruction is executed, The processor is configured to perform the encoding method of the embodiment of the present application.
  • the chip is integrated on a terminal device or a network device.
  • the present application provides a chip including a processor and a communication interface for communicating with an external device for performing the decoding method of the embodiments of the present application.
  • the chip may further include a memory, where the memory stores an instruction, the processor is configured to execute an instruction stored on the memory, when the instruction is executed, The processor is configured to perform the decoding method of the embodiments of the present application.
  • the chip is integrated on a terminal device or a network device.
  • the application provides a computer readable medium storing program code for device execution, the program code comprising instructions for performing the encoding method of an embodiment of the present application.
  • the application provides a computer readable medium storing program code for device execution, the program code comprising instructions for performing the decoding method of an embodiment of the present application.
  • the disclosed systems, devices, and methods may be implemented in other manners.
  • the device embodiments described above are merely illustrative.
  • the division of the unit is only a logical function division.
  • there may be another division manner for example, multiple units or components may be combined or Can be integrated into another system, or some features can be ignored or not executed.
  • the mutual coupling or direct coupling or communication connection shown or discussed may be an indirect coupling or communication connection through some interface, device or unit, and may be in an electrical, mechanical or other form.
  • the units described as separate components may or may not be physically separate, and the components displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed to multiple network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of the embodiment.
  • each functional unit in each embodiment of the present application may be integrated into one processing unit, or each unit may exist physically separately, or two or more units may be integrated into one unit.
  • the functions may be stored in a computer readable storage medium if implemented in the form of a software functional unit and sold or used as a standalone product.
  • the technical solution of the present application which is essential or contributes to the prior art, or a part of the technical solution, may be embodied in the form of a software product, which is stored in a storage medium, including
  • the instructions are used to cause a computer device (which may be a personal computer, server, or network device, etc.) to perform all or part of the steps of the methods described in various embodiments of the present application.
  • the foregoing storage medium includes: a U disk, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, and the like, which can store program code. .

Abstract

La présente invention concerne un procédé de codage, un procédé de décodage, un dispositif de codage et un dispositif de décodage. Le procédé de codage consiste à : acquérir un bloc de transport (TB); ajouter TB_CRC au TB, le TB_CRC étant configuré pour effectuer un CRC sur le TB; déterminer une longueur correspondante du TB ajoutée avec le TB_CRC; si la longueur correspondante de la TB ajoutée avec le TB_CRC est inférieure ou égale à une longueur prédéfinie, déterminer le TB ajouté avec le TB_CRC en tant que bloc de codage (CB); ajouter le CB_CRC au CB, le CB_CRC étant configuré pour effectuer un CRC sur le CB; et coder le CB ajouté au CB_CRC. La présente invention peut réduire la complexité de mise en œuvre matérielle au niveau d'une extrémité de décodage.
PCT/CN2018/099409 2017-08-10 2018-08-08 Procédé de codage, procédé de décodage, dispositif de codage et dispositif de décodage WO2019029576A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710680670.6A CN109391350B (zh) 2017-08-10 2017-08-10 编码方法、译码方法、编码装置和译码装置
CN201710680670.6 2017-08-10

Publications (1)

Publication Number Publication Date
WO2019029576A1 true WO2019029576A1 (fr) 2019-02-14

Family

ID=65271158

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/099409 WO2019029576A1 (fr) 2017-08-10 2018-08-08 Procédé de codage, procédé de décodage, dispositif de codage et dispositif de décodage

Country Status (2)

Country Link
CN (1) CN109391350B (fr)
WO (1) WO2019029576A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110519602A (zh) * 2019-08-05 2019-11-29 北京轩宇空间科技有限公司 用于数据流传输的方法及装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8640011B2 (en) * 2007-11-02 2014-01-28 Broadcom Corporation Single CRC polynomial for both turbo code block CRC and transport block CRC
CN104412534A (zh) * 2012-06-29 2015-03-11 高通股份有限公司 用于turbo解码器节流的方法和装置
CN106685577A (zh) * 2015-11-05 2017-05-17 华为技术有限公司 一种用户设备、接入网设备及下行数据的发送和接收方法
CN106961319A (zh) * 2016-01-12 2017-07-18 中兴通讯股份有限公司 一种数据处理的方法和装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101753261B (zh) * 2008-12-01 2012-11-21 电信科学技术研究院 一种编码器、译码器及编码、译码方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8640011B2 (en) * 2007-11-02 2014-01-28 Broadcom Corporation Single CRC polynomial for both turbo code block CRC and transport block CRC
CN104412534A (zh) * 2012-06-29 2015-03-11 高通股份有限公司 用于turbo解码器节流的方法和装置
CN106685577A (zh) * 2015-11-05 2017-05-17 华为技术有限公司 一种用户设备、接入网设备及下行数据的发送和接收方法
CN106961319A (zh) * 2016-01-12 2017-07-18 中兴通讯股份有限公司 一种数据处理的方法和装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110519602A (zh) * 2019-08-05 2019-11-29 北京轩宇空间科技有限公司 用于数据流传输的方法及装置
CN110519602B (zh) * 2019-08-05 2022-07-05 北京轩宇空间科技有限公司 用于数据流传输的方法及装置

Also Published As

Publication number Publication date
CN109391350B (zh) 2021-04-09
CN109391350A (zh) 2019-02-26

Similar Documents

Publication Publication Date Title
EP3598673B1 (fr) Procédé de transmission de données et dispositif associé
JP7026763B2 (ja) レートマッチング方法、符号化装置、および通信装置
EP3073642B1 (fr) Procédé de décodage et appareil de décodage de codes polaires
US11095312B2 (en) Polar code encoding/decoding method and encoding/decoding apparatus
WO2019158031A1 (fr) Procédé de codage, procédé de décodage, dispositif de codage, et dispositif de décodage
US10892849B2 (en) Polar code coding method and apparatus
EP3562074B1 (fr) Procédé, dispositif et équipement destinés à être utilisés pour déterminer le codage et le décodage d'un code polaire
WO2020048537A1 (fr) Procédé et dispositif de codage en cascade
US20200021310A1 (en) Information processing method and apparatus, and device
US11974165B2 (en) Methods, terminal device and network device for code block segmentation
AU2018328362A1 (en) Encoding method and apparatus
US20230171033A1 (en) Retransmission method and apparatus
US20230208554A1 (en) Encoding and Decoding Method and Apparatus
EP4307598A2 (fr) Procédé et appareil de codage d'information d'état du canal, support de stockage, et processeur
US11190213B2 (en) Coding method, wireless device, and chip
WO2019029576A1 (fr) Procédé de codage, procédé de décodage, dispositif de codage et dispositif de décodage
WO2016172937A1 (fr) Procédé et dispositif pour transmettre des données par utilisation de multiples codes polaires
WO2022089154A1 (fr) Procédé de transmission d'informations, terminal, dispositif de réseau, et support de stockage
WO2020063315A1 (fr) Procédé et appareil de codage de canal

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18843019

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18843019

Country of ref document: EP

Kind code of ref document: A1