WO2018201066A1 - Method for fabricating nfet and pfet nanowire devices - Google Patents

Method for fabricating nfet and pfet nanowire devices Download PDF

Info

Publication number
WO2018201066A1
WO2018201066A1 PCT/US2018/029987 US2018029987W WO2018201066A1 WO 2018201066 A1 WO2018201066 A1 WO 2018201066A1 US 2018029987 W US2018029987 W US 2018029987W WO 2018201066 A1 WO2018201066 A1 WO 2018201066A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
sige
layers
plasma
gas phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2018/029987
Other languages
French (fr)
Inventor
Aelan Mosden
Cheryl Pereira
Subhadeep KAL
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Tokyo Electron US Holdings Inc
Original Assignee
Tokyo Electron Ltd
Tokyo Electron US Holdings Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd, Tokyo Electron US Holdings Inc filed Critical Tokyo Electron Ltd
Priority to JP2019558614A priority Critical patent/JP7205912B2/en
Priority to KR1020197034818A priority patent/KR102396245B1/en
Publication of WO2018201066A1 publication Critical patent/WO2018201066A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/051—Manufacture or treatment of FETs having PN junction gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/43—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having one-dimensional [1D] charge carrier gas channels, e.g. quantum wire FETs or transistors having 1D quantum-confined channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01356—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being a Group IV material and not being silicon, e.g. Ge, SiGe or SiGeC
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/205—Nanosized electrodes, e.g. nanowire electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0193—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172—Manufacturing their gate conductors

Definitions

  • This invention relates to methods for processing a substrate, and more particularly, to methods for fabricating NFET and PFET nanowire devices.
  • GAA gate all-around
  • FIGS. lA-l C schematically show conventional fabrication of a n-type field effect transistor (NFET).
  • the method includes forming a film stack 1 containing alternating Si layers (101, 103) and SiGe layers (102, 104) on a substrate 100, and a SiN cap layer 110.
  • the method includes performing a selective etching process that recedes the SiGe layers (102, 104) relative to the Si layers (101, 103).
  • FIG. 1 A the method includes forming a film stack 1 containing alternating Si layers (101, 103) and SiGe layers (102, 104) on a substrate 100, and a SiN cap layer 110.
  • the method includes performing a selective etching process that recedes the SiGe layers (102, 104) relative to the Si layers (101, 103).
  • FIG. 1 A the method includes forming a film stack 1 containing alternating Si layers (101, 103) and SiGe layers (102, 104) on a substrate 100, and a SiN cap layer 110.
  • the method includes depositing a SiN liner 1 10 over the film stack 1, anisotropically removing portions of the SiN liner 110, and epitaxially growing source and drain regions 122 on the Si layers (101, 103) extending through the SiN liner 120. Thereafter, the SiGe layers (102, 104) may be removed from the film stack 1 by selective etching to form freestanding Si nanowires (not shown).
  • FIGS, 2A-2C schematically show conventional fabrication of a p-type field effect transistor (PFET).
  • the method includes forming a film stack 2 containing alternating Si layers (201, 203) and SiGe layers (202, 204) on a substrate 200, and a SiN cap layer 210.
  • the method includes performing a selective etching process that recedes the Si layers (201, 203) relative to the SiGe layers (202, 204).
  • FIG. 2A the method includes forming a film stack 2 containing alternating Si layers (201, 203) and SiGe layers (202, 204) on a substrate 200, and a SiN cap layer 210.
  • the method includes performing a selective etching process that recedes the Si layers (201, 203) relative to the SiGe layers (202, 204).
  • the method includes depositing a SiN liner 220 over the film stack 2, anisotropically removing portions of the SiN liner 220, and epitaxially growing source and drain regions 222 on the SiGe layers (202, 204) extending through the SiN liner 220. Thereafter, the Si layers (201, 203) may be removed from the film stack 2 by selective etching to form freestanding Si nanowires (not shown),
  • FIGS. 3A-3C shows some of the problems encountered during conventional fabrication of a PFET.
  • the film stack 3 contains alternating Si layers (301 , 303) and SiGe layers (302, 304) on a substrate 300, and a SiN cap layer 310.
  • poor Si: SiGe etch selectivity can form rounded layer edge fronts, which in turn can lead to improper epitaxial growth of source and drain regions 322 on the SiGe layers (302, 304), and formation of a non-uniform SiN liner 320 schematically shown in FIG. 3C.
  • the etch selectivity required to form the nanowires is often inadequate.
  • the etching process also has to be isotropic in high aspect ratio structures. Such limitations and requirements require new novel integration and etch processes.
  • Embodiments of the invention provide a method for fabricating NFET and PFET nanowire devices.
  • the method includes providing a film stack containing a Si layer, a SiGe layer, and a Ge layer positioned between the Si layer and the SiGe layer, and selectively removing the Ge layer by etching that is selective to the Si layer and the SiGe layer, thereby forming an opening between the Si layer and the SiGe layer.
  • the method is provided for forming a NFET.
  • the method includes providing a substrate containing alternating Si and Ge layers, and selectively removing the Ge layers by etching that is selective to the Si layers, thereby forming an opening between the Si layers.
  • a method for forming a PFET.
  • the method includes providing a substrate containing a plurality of alternating SiGe and Ge layers, and selectively removing the plurality of Ge layers by etching that is selective to the SiGe layers, thereby forming an opening between the SiGe layers.
  • FIGS. 1A-1C schematically show conventional fabrication of a NFET
  • FIGS. 2A-2C schematically show conventional fabrication of a PFET
  • FIGS. 3A-3C shows some of the problems encountered during conventional fabrication of a PFET
  • FIGS. 4A-4E schematically show fabrication of a NFET and a PFET according to an embodiment of the invention
  • FIGS. 5A-5D schematically show fabrication of a NFET according to an embodiment of the invention.
  • FIGS, 6A-6D schematically show fabrication of a PFET according to an embodiment of the invention.
  • semiconductor fabrication currently uses a Si/SiGe stack to fabricate the corresponding Si and SiGe nanowires for NFETs and PFETs, respectively.
  • This often involves many challenges in terms of integration and process sequence, including: requirement of separation of the NFET and PFET areas in a device, requirement of additional process steps in order to fabricate the separated NFET and PFET areas, requirement of additional steps to connect/wire the NFETs and PFETs, utilization of a large area/real estate in the die/device, and requirement of separate NFET and PFET area/pitch scaling for further technology nodes.
  • Embodiments of the invention describe the use of a Si/Ge/SiGe film stack to fabricate the corresponding Si (NFET) and SiGe (PFET) nanowires.
  • This novel Si/Ge/SiGe stack offers many advantages in terms of integration and process sequence, including: NFET and PFET stacked on top of each other, simultaneous processing to fabricate the Si and SiGe nanowires by selectively etching the Ge layer, simple NFET -PFET wiring/connections, significant reduction in area usage within the chip, simultaneous pitch scaling advantages for future technology nodes, and possible integrations schemes without epitaxial growth for source and drain contacts, by directly contacting the nanowire terminals.
  • Embodiments of the invention describe a novel etch technique regarding selective Ge etch with respect to Si and SiGe for a Si/Ge/SiGe stack.
  • Current industry trend for selective Si etch with respect to SiGe is using wet etch.
  • selective SiGe etch with respect to Si there has been a significant research and development to tune existing plasma and gas phase based etches.
  • the challenges faced with the current selective Si and SiGe etches include lack of required Si: SiGe and SiGe: Si etch selectivity, lack of etch selectivity towards low-k spacers, oxide and other hard masks, pattern fidelity, pattern damage (in case of plasma processing), and material loading,
  • Embodiments of the invention describe a novel etching process, where etch selectivity is a function of Ge content and material loading.
  • a conventional Si/SiGe stack is modified to include Si/Ge/SiGe stack, where a sacrificial Ge layer is utilized. This enables selectively etching the sacrificial Ge layer and fabricating Si and SiGe nanowires.
  • This novel etching process may be carried out by thermal or plasma-assisted halogen-based gas phase etching that may be isotropic. Since the etch selectivity is based on Ge etch chemistry, very high selectivity towards Si and SiGe can be achieved.
  • the etch byproduct from the Ge etch is a form of Gea-(x ⁇ y+z)(NH3)xF y Clz, which can potentially be sublimated at higher temperature and reduced pressure.
  • FIGS. 4A-4E schematically show fabrication of a NFET and a PFET according to an embodiment of the invention.
  • the method includes forming a film stack 4 containing alternating Si layers (401, 405), SiGe layers (403, 407), and Ge layers (402, 404, 406) on a substrate 400, and a SiN cap layer 410, where each Ge layer is positioned between a Si layer and a SiGe layer.
  • a thickness of the SiGe layers can be about 20nm
  • a thickness of the Ge layers can be about 25nm
  • a thickness of the Si layers can be about 20nm
  • the film sequence is Si/Ge/SiGe/Ge/Si/Ge/SiGe.
  • FIG. 4A the film sequence is Si/Ge/SiGe/Ge/Si/Ge/SiGe.
  • the method includes performing a selective etching process that recedes the Ge layers (402, 404, 406) relative to the Si layers (401, 405) and the SiGe layers (403, 407).
  • the method includes depositing a SiN liner 420 over the film stack 4 and, in FIG. 4D, anisotropically removing portions of the SiN liner 420, and epi taxi ally growing source and drain regions 422 on the Si layers (401, 405) and the SiGe layers (403, 407) extending through the SiN liner 420. Thereafter, as depicted in FIG.
  • the Ge layers (402, 404, 406) may be removed from the film stack 4 by etching that is selective to Si and Ge to form freestanding Si nanowires and SiGe nanowires that are separated by openings.
  • the Si nanowires form a portion of a NFET and the SiGe nanowires form a portion of a PFET in the film stack 4.
  • the film stack 4 may be further processed by depositing a dielectric layer that encapsulates the Si and SiGe nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the Si and SiGe nanowires.
  • FIGS, 5A-5D schematically show fabrication of a NFET according to an embodiment of the invention.
  • the method includes forming a film stack 5 containing alternating Si layers (501, 503) and Ge layers (502, 504) on a substrate 500, and a SiN cap layer 510.
  • the method includes performing a selective etching process that recedes the Ge layers (502, 504) relative to the Si layers (501, 503).
  • the method includes depositing a SiN liner 520 over the film stack 5 and, in FIG.
  • the Ge layers (502, 504) may be removed from the film stack 5 by etching that is selective to Si to form freestanding Si nanowires that are separated by openings.
  • the Si nanowires form a portion of a NFET in the film stack 5.
  • the film stack 5 may be further processed by depositing a dielectric layer that encapsulates the Si nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the Si nanowires.
  • FIGS. 6A-6D schematically show fabrication of a PFET nanowire transistor according to an embodiment of the invention.
  • the method includes forming a film stack 6 containing alternating SiGe layers (601 , 603 ) and Ge layers (602, 604) on a substrate 600, and a SiN cap layer 610.
  • the method includes performing a selective etching process that recedes the Ge layers (602, 604) relative to the SiGe layers (601, 603).
  • FIG. 6A the method includes forming a film stack 6 containing alternating SiGe layers (601 , 603 ) and Ge layers (602, 604) on a substrate 600, and a SiN cap layer 610.
  • the method includes performing a selective etching process that recedes the Ge layers (602, 604) relative to the SiGe layers (601, 603).
  • the method includes depositing a SiN liner 620 over the film stack 6, anisotropically removing portions of the SiN liner 620, and epitaxially growing source and drain regions 622 on the SiGe layers (601, 603) extending through the SiN liner 620.
  • the Ge layers (602, 604) may be removed from the film stack 6 by etching that is selective to SiGe to form freestanding SiGe nanowires that are separated by openings.
  • the SiGe nanowires form a portion of a PFET in the film stack 6.
  • the film stack 6 may be further processed by depositing a dielectric layer that encapsulates the SiGe nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the SiGe nanowires.
  • the selective etching of the Ge layers relative to the Si layers and the SiGe layers may be performed by thermal or plasma-assisted halogen-based gas phase etching.
  • the plasma-assisted halogen-based gas phase etching can utilize a remote plasma source.
  • the thermal or plasma-assisted halogen-based gas phase etching can include a chlorine-containing gas (e.g., Cl 2 ), a fluorine-containing gas (e.g., F 2 ), a chlorine-containing gas and a fluorine-containing gas (e.g., Cl 2 and F 2 ), or a chlorine- and fluorine-containing gas (e.g., CIF3).
  • the thermal or plasma-assisted halogen-based gas phase etching can include CI2, F 2 , CIF3, or a combination thereof.
  • the halogen- based gas phase etching can include F2 and NIT3.
  • the plasma-assisted halogen-based gas phase etching can include C . gas that is plasma excited in the process chamber and exposed to the substrate without applying a bias to the substrate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Materials Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
  • Bipolar Transistors (AREA)

Abstract

Embodiments of the invention provide a method for forming NFET, PFET, or NFET and PFET nanowire devices on a substrate. According to one embodiment, the method includes providing a film stack containing a Si layer, a SiGe layer, and a Ge layer positioned between the Si layer and the SiGe layer, and selectively removing the Ge layer by etching that is selective to the Si layer and the SiGe layer, thereby forming an opening between the Si layer and the SiGe layer. According to another embodiment, the method providing a film stack containing alternating Si and Ge layers, and selectively removing the Ge layers by etching that is selective to the Si layers. According to another embodiment, the method includes providing a film stack containing a plurality of alternating SiGe and Ge layers, and selectively removing the plurality of Ge layers by etching that is selective to the SiGe layers.

Description

METHOD FOR FABRICATING NFET AND PFET NANOWIRE DEVICES
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001 j This application is related to and claims priority to United States Provisional Patent Application serial no. 62/491, 162, filed on April 27, 2017, the entire contents of which are herein incorporated by reference.
FIELD OF THE INVENTION
[0002] This invention relates to methods for processing a substrate, and more particularly, to methods for fabricating NFET and PFET nanowire devices.
BACKGROUND OF THE INVENTION
[0003] In device scaling beyond the 5nm semiconductor technology node, there is motivation for a gate all-around (GAA) device architecture. A basic requirement for GAA is the formation of silicon-germanium (SiGe) and silicon (Si) nanowires. Fabricating either Si or SiGe nanowires (also known as nanowire release) requires an extremely selective, isotropic and precise SiGe and Si etching, respectively. A continuous and sealed SiN liner is formed around the nanowire. This step is critical for the subsequent epitaxial growth required for source/drain formation.
[0004] Currently, as schematically shown in FIGS. 1A-1 C and 2A-2C, in order to make SiGe nanowires, a Si/SiGe stack of alternating Si and SiGe layers is used. As schematically shown in FIGS. 3A-3C, the selectivity of Si etch with respect to SiGe (and vice versa) is often times not high enough to maintaining the desired profile of the SiGe nanowires/nanosheets that is needed to deposit the SiN liner. In addition, inadequate Si etch selectivity with respect to SiGe results in corner rounding of the nanowires. These imperfections from the etching cause further downstream issues with electrical performance, including capacitance and shorting problems between the gate and adjacent source/drain metals, and gate functionality.
[0005] FIGS. lA-l C schematically show conventional fabrication of a n-type field effect transistor (NFET). In FIG. 1 A, the method includes forming a film stack 1 containing alternating Si layers (101, 103) and SiGe layers (102, 104) on a substrate 100, and a SiN cap layer 110. In FIG. IB, the method includes performing a selective etching process that recedes the SiGe layers (102, 104) relative to the Si layers (101, 103). In FIG. 1C, the method includes depositing a SiN liner 1 10 over the film stack 1, anisotropically removing portions of the SiN liner 110, and epitaxially growing source and drain regions 122 on the Si layers (101, 103) extending through the SiN liner 120. Thereafter, the SiGe layers (102, 104) may be removed from the film stack 1 by selective etching to form freestanding Si nanowires (not shown).
[0006] FIGS, 2A-2C schematically show conventional fabrication of a p-type field effect transistor (PFET). In FIG. 2A, the method includes forming a film stack 2 containing alternating Si layers (201, 203) and SiGe layers (202, 204) on a substrate 200, and a SiN cap layer 210. In FIG. 2B, the method includes performing a selective etching process that recedes the Si layers (201, 203) relative to the SiGe layers (202, 204). In FIG. 2C, the method includes depositing a SiN liner 220 over the film stack 2, anisotropically removing portions of the SiN liner 220, and epitaxially growing source and drain regions 222 on the SiGe layers (202, 204) extending through the SiN liner 220. Thereafter, the Si layers (201, 203) may be removed from the film stack 2 by selective etching to form freestanding Si nanowires (not shown),
[0007] FIGS. 3A-3C shows some of the problems encountered during conventional fabrication of a PFET. In FIG. 3 A, the film stack 3 contains alternating Si layers (301 , 303) and SiGe layers (302, 304) on a substrate 300, and a SiN cap layer 310. As schematically shown in FIG. 3B, poor Si: SiGe etch selectivity can form rounded layer edge fronts, which in turn can lead to improper epitaxial growth of source and drain regions 322 on the SiGe layers (302, 304), and formation of a non-uniform SiN liner 320 schematically shown in FIG. 3C.
[0008] In the above described integration or process sequence, one of the major challenge is formation of the nanowires. In particular, the etch selectivity required to form the nanowires is often inadequate. In addition, the etching process also has to be isotropic in high aspect ratio structures. Such limitations and requirements require new novel integration and etch processes.
SUMMARY OF THE INVENTION
[000 1 Embodiments of the invention provide a method for fabricating NFET and PFET nanowire devices. According to one embodiment, the method includes providing a film stack containing a Si layer, a SiGe layer, and a Ge layer positioned between the Si layer and the SiGe layer, and selectively removing the Ge layer by etching that is selective to the Si layer and the SiGe layer, thereby forming an opening between the Si layer and the SiGe layer.
[0010] According to one embodiment, the method is provided for forming a NFET. The method includes providing a substrate containing alternating Si and Ge layers, and selectively removing the Ge layers by etching that is selective to the Si layers, thereby forming an opening between the Si layers.
[0011] According to one embodiment, a method is provided for forming a PFET. The method includes providing a substrate containing a plurality of alternating SiGe and Ge layers, and selectively removing the plurality of Ge layers by etching that is selective to the SiGe layers, thereby forming an opening between the SiGe layers.
BRIEF DESCRIPTION OF THE DRAW INGS
[0012] The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and, together with a general description of the invention given above, and the detailed description given below, serve to explain the invention.
[0013] FIGS. 1A-1C schematically show conventional fabrication of a NFET;
[0014] FIGS. 2A-2C schematically show conventional fabrication of a PFET;
[0015] FIGS. 3A-3C shows some of the problems encountered during conventional fabrication of a PFET;
[0016] FIGS. 4A-4E schematically show fabrication of a NFET and a PFET according to an embodiment of the invention;
[0017] FIGS. 5A-5D schematically show fabrication of a NFET according to an embodiment of the invention; and
[0018] FIGS, 6A-6D schematically show fabrication of a PFET according to an embodiment of the invention.
DETAILED DESCRIPTION OF SEVERAL EMBODIMENTS
[0019] As described above, semiconductor fabrication currently uses a Si/SiGe stack to fabricate the corresponding Si and SiGe nanowires for NFETs and PFETs, respectively. This often involves many challenges in terms of integration and process sequence, including: requirement of separation of the NFET and PFET areas in a device, requirement of additional process steps in order to fabricate the separated NFET and PFET areas, requirement of additional steps to connect/wire the NFETs and PFETs, utilization of a large area/real estate in the die/device, and requirement of separate NFET and PFET area/pitch scaling for further technology nodes.
[0020] Embodiments of the invention describe the use of a Si/Ge/SiGe film stack to fabricate the corresponding Si (NFET) and SiGe (PFET) nanowires. This novel Si/Ge/SiGe stack offers many advantages in terms of integration and process sequence, including: NFET and PFET stacked on top of each other, simultaneous processing to fabricate the Si and SiGe nanowires by selectively etching the Ge layer, simple NFET -PFET wiring/connections, significant reduction in area usage within the chip, simultaneous pitch scaling advantages for future technology nodes, and possible integrations schemes without epitaxial growth for source and drain contacts, by directly contacting the nanowire terminals.
[0021] Embodiments of the invention describe a novel etch technique regarding selective Ge etch with respect to Si and SiGe for a Si/Ge/SiGe stack. Current industry trend for selective Si etch with respect to SiGe is using wet etch. On the other hand, for selective SiGe etch with respect to Si, there has been a significant research and development to tune existing plasma and gas phase based etches. Often times the challenges faced with the current selective Si and SiGe etches include lack of required Si: SiGe and SiGe: Si etch selectivity, lack of etch selectivity towards low-k spacers, oxide and other hard masks, pattern fidelity, pattern damage (in case of plasma processing), and material loading,
[0022] Embodiments of the invention describe a novel etching process, where etch selectivity is a function of Ge content and material loading. A conventional Si/SiGe stack is modified to include Si/Ge/SiGe stack, where a sacrificial Ge layer is utilized. This enables selectively etching the sacrificial Ge layer and fabricating Si and SiGe nanowires. This novel etching process may be carried out by thermal or plasma-assisted halogen-based gas phase etching that may be isotropic. Since the etch selectivity is based on Ge etch chemistry, very high selectivity towards Si and SiGe can be achieved. In one example, the etch byproduct from the Ge etch is a form of Gea-(x÷y+z)(NH3)xFyClz, which can potentially be sublimated at higher temperature and reduced pressure. Some of the unique advantages of this novel etch are very high selective Ge etch with respect to Si and SiGe, etch selectivity towards a low-k spacer, oxide and other hardmasks, true isotropicity achievable during the etching process, applicability to high aspect ratio features due to the gas phase etching, and minimal pattern damage due to absence of plasma-excitation.
[0023] FIGS. 4A-4E schematically show fabrication of a NFET and a PFET according to an embodiment of the invention. In FIG. 4 A, the method includes forming a film stack 4 containing alternating Si layers (401, 405), SiGe layers (403, 407), and Ge layers (402, 404, 406) on a substrate 400, and a SiN cap layer 410, where each Ge layer is positioned between a Si layer and a SiGe layer. In one example, a thickness of the SiGe layers can be about 20nm, a thickness of the Ge layers can be about 25nm, and a thickness of the Si layers can be about 20nm, [0024] In the example in FIG. 4A, the film sequence is Si/Ge/SiGe/Ge/Si/Ge/SiGe. In FIG.
4B, the method includes performing a selective etching process that recedes the Ge layers (402, 404, 406) relative to the Si layers (401, 405) and the SiGe layers (403, 407). In FIG. 4C, the method includes depositing a SiN liner 420 over the film stack 4 and, in FIG. 4D, anisotropically removing portions of the SiN liner 420, and epi taxi ally growing source and drain regions 422 on the Si layers (401, 405) and the SiGe layers (403, 407) extending through the SiN liner 420. Thereafter, as depicted in FIG. 4E, the Ge layers (402, 404, 406) may be removed from the film stack 4 by etching that is selective to Si and Ge to form freestanding Si nanowires and SiGe nanowires that are separated by openings. The Si nanowires form a portion of a NFET and the SiGe nanowires form a portion of a PFET in the film stack 4. Thereafter the film stack 4 may be further processed by depositing a dielectric layer that encapsulates the Si and SiGe nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the Si and SiGe nanowires.
[0025] FIGS, 5A-5D schematically show fabrication of a NFET according to an embodiment of the invention. In FIG. 5 A, the method includes forming a film stack 5 containing alternating Si layers (501, 503) and Ge layers (502, 504) on a substrate 500, and a SiN cap layer 510. In FIG. 5B, the method includes performing a selective etching process that recedes the Ge layers (502, 504) relative to the Si layers (501, 503). In FIG. 5C, the method includes depositing a SiN liner 520 over the film stack 5 and, in FIG. 5D, anisotropically removing portions of the SiN liner 520, and epitaxially growing source and drain regions 522 on the Si lay ers (501, 503) extending through the SiN liner 520. Thereafter, as depicted in FIG. 5E, the Ge layers (502, 504) may be removed from the film stack 5 by etching that is selective to Si to form freestanding Si nanowires that are separated by openings. The Si nanowires form a portion of a NFET in the film stack 5. Thereafter, the film stack 5 may be further processed by depositing a dielectric layer that encapsulates the Si nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the Si nanowires.
[0026] FIGS. 6A-6D schematically show fabrication of a PFET nanowire transistor according to an embodiment of the invention. In FIG. 6A, the method includes forming a film stack 6 containing alternating SiGe layers (601 , 603 ) and Ge layers (602, 604) on a substrate 600, and a SiN cap layer 610. In FIG. 6B, the method includes performing a selective etching process that recedes the Ge layers (602, 604) relative to the SiGe layers (601, 603). In FIG. 6C, the method includes depositing a SiN liner 620 over the film stack 6, anisotropically removing portions of the SiN liner 620, and epitaxially growing source and drain regions 622 on the SiGe layers (601, 603) extending through the SiN liner 620.
Thereafter, as depicted in FIG. 6E, the Ge layers (602, 604) may be removed from the film stack 6 by etching that is selective to SiGe to form freestanding SiGe nanowires that are separated by openings. The SiGe nanowires form a portion of a PFET in the film stack 6. Thereafter, the film stack 6 may be further processed by depositing a dielectric layer that encapsulates the SiGe nanowires, and depositing a metal -containing gate electrode layer that fully fills the remaining openings between the SiGe nanowires.
[0027] According to one embodiment, the selective etching of the Ge layers relative to the Si layers and the SiGe layers may be performed by thermal or plasma-assisted halogen-based gas phase etching. The plasma-assisted halogen-based gas phase etching can utilize a remote plasma source. The thermal or plasma-assisted halogen-based gas phase etching can include a chlorine-containing gas (e.g., Cl2), a fluorine-containing gas (e.g., F2), a chlorine-containing gas and a fluorine-containing gas (e.g., Cl2 and F2), or a chlorine- and fluorine-containing gas (e.g., CIF3). In some examples, the thermal or plasma-assisted halogen-based gas phase etching can include CI2, F2, CIF3, or a combination thereof. In one example, the halogen- based gas phase etching can include F2 and NIT3. In one example, the plasma-assisted halogen-based gas phase etching can include C . gas that is plasma excited in the process chamber and exposed to the substrate without applying a bias to the substrate.
[0028] A plurality of embodiments for forming a NFET, a PFET, or a NFET and a PFET on a substrate have been described. The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. This description and the claims following include terms that are used for descriptive purposes only and are not to be construed as limiting. Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

Claims

WHAT IS CLAIMED IS:
1. A method of forming a nanowire transistor on a substrate, the method comprising:
providing a film stack containing a Si layer, a SiGe layer, and a Ge layer positioned between the Si layer and the SiGe layer; and
selectively removing the Ge layer by etching that is selective to the Si layer and the SiGe layer, thereby forming an opening between the Si layer and the SiGe layer.
2. The method of claim 1, wherein the selectively removing includes thermal or plasma- assisted halogen-based gas phase etching.
3. The method of claim 2, wherein the plasma-assisted halogen-based gas phase etching utilizes a remote plasma source,
4. The method of claim 2, wherein the thermal or plasma-assisted halogen-based gas phase etching includes a chlorine-containing gas, a fluorine-containing gas, a chlorine-containing gas and fluorine-containing gas, or a chlorine- and fluorine- containing gas.
5. The method of claim 2, wherein the thermal or plasma-assisted halogen-based gas phase etching includes Cl2, F2, C1F3, or a combination thereof.
6. The method of claim 2, wherein the thermal or plasma-assisted halogen-based gas phase etching includes F2 and NH3.
7. The method of claim 1, wherein the Si layer forms a portion of a n-type field effect transistor (NFET) and the SiGe layer forms a portion of a p-type field effect transistor (PFET), and the Si layer and the SiGe layer are vertically stacked with one on top of the other.
8. The method of claim 1 , further comprising:
depositing a dielectric layer that encapsulates the Si layer and the SiGe layer; and depositing a metal -containing gate electrode layer that fully fills the openings between the Si layer and the SiGe layer.
9. A method of forming a n-type field effect transistor (NFET), the method comprising:
providing a substrate containing alternating Si and Ge layers; and selectively removing the Ge layers by etching that is selective to the Si layers, thereby forming an opening between the Si layers.
10. The method of claim 9, wherein the selectively removing includes thermal or plasma- assisted halogen-based gas phase etching.
1 1. The method of claim 10, wherein the plasma-assisted halogen-based gas phase
etching utilizes a remote plasma source.
12. The method of claim 10, wherein the thermal or plasma-assisted halogen-based gas phase etching includes a chlorine-containing gas, fluorine-containing gas, a chlorine- containing gas and a fluorine-containing gas, or a chlorine- and fluorine-containing gas.
13. The method of claim 10, wherein the thermal or plasma-assisted halogen-based gas phase etching includes CI2, F2, CIF3, or a combination thereof.
14. The method of claim 10, wherein the thermal or plasma-assisted halogen-based gas phase etching includes F2 and \ ! k
15. A method of forming a p-type field effect transistor (PFET), the method comprising:
providing a substrate containing a plurality of alternating SiGe and Ge layers; and
selectively removing the plurality of Ge layers by etching that is selective to the SiGe layers, thereby forming an opening between the SiGe layers.
16. The method of claim 15, wherein the selectively removing includes thermal or plasma-assisted halogen-based gas phase etching.
17. The method of claim 16, wherein the plasma-assisted halogen-based gas phase
etching utilizes a remote plasma source.
18. The method of claim 16, wherein the thermal or plasma-assisted halogen-based gas phase etching includes a chlorine-containing gas, fluorine-containing gas, a chlorine- containing gas and a fluorine-containing gas, or a chlorine- and fluorine-containing gas.
19. The method of claim 16, wherein the thermal or plasma-assisted halogen-based gas phase etching includes Cl2, F2, C1F3, or a combination thereof.
20. The method of claim 16, wherein the thermal or plasma-assisted halogen-based gas phase etching includes Fi and NH3.
PCT/US2018/029987 2017-04-27 2018-04-27 Method for fabricating nfet and pfet nanowire devices Ceased WO2018201066A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2019558614A JP7205912B2 (en) 2017-04-27 2018-04-27 Methods of fabricating NFET and PFET nanowire devices
KR1020197034818A KR102396245B1 (en) 2017-04-27 2018-04-27 Methods for fabricating NFTF and PFTF nanowire devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201762491162P 2017-04-27 2017-04-27
US62/491,162 2017-04-27

Publications (1)

Publication Number Publication Date
WO2018201066A1 true WO2018201066A1 (en) 2018-11-01

Family

ID=63917422

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2018/029987 Ceased WO2018201066A1 (en) 2017-04-27 2018-04-27 Method for fabricating nfet and pfet nanowire devices

Country Status (5)

Country Link
US (1) US10573564B2 (en)
JP (1) JP7205912B2 (en)
KR (1) KR102396245B1 (en)
TW (1) TWI769245B (en)
WO (1) WO2018201066A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110164762A (en) * 2019-05-24 2019-08-23 中国科学院微电子研究所 The preparation method of nano wire, nanowire wrap gate device and nanometer hole sizer
DE102020107101B3 (en) * 2019-12-26 2021-06-10 Taiwan Semiconductor Manufacturing Co., Ltd. A method of manufacturing a semiconductor device

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10699967B2 (en) 2018-06-28 2020-06-30 International Business Machines Corporation Co-integration of high carrier mobility PFET and NFET devices on the same substrate using low temperature condensation
WO2020236354A1 (en) * 2019-05-20 2020-11-26 Applied Materials, Inc. Formation of bottom isolation
JP7345334B2 (en) * 2019-09-18 2023-09-15 東京エレクトロン株式会社 Etching method and substrate processing system
TW202129061A (en) 2019-10-02 2021-08-01 美商應用材料股份有限公司 Gate all around i/o engineering
US12136651B2 (en) * 2020-02-19 2024-11-05 Taiwan Semiconductor Manufacturing Co., Ltd. Silicon-germanium Fins and methods of processing the same in field-effect transistors
TWI764678B (en) 2020-04-24 2022-05-11 台灣積體電路製造股份有限公司 Semiconductor structure and method for forming the same
US11581415B2 (en) * 2020-04-24 2023-02-14 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-layer channel structures and methods of fabricating the same in field-effect transistors
US11424120B2 (en) 2021-01-22 2022-08-23 Tokyo Electron Limited Plasma etching techniques
TW202318633A (en) * 2021-10-29 2023-05-01 南韓商三星電子股份有限公司 Pattern formation method and semiconductor device fabrication method using the same
KR20230162296A (en) 2022-05-20 2023-11-28 삼성전자주식회사 Semiconductor devices
JP7831210B2 (en) * 2022-09-21 2026-03-17 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
JP2024051289A (en) * 2022-09-30 2024-04-11 芝浦メカトロニクス株式会社 Semiconductor device manufacturing method and plasma processing apparatus
JP7831260B2 (en) * 2022-12-09 2026-03-17 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
US20260052918A1 (en) * 2024-08-15 2026-02-19 Applied Materials, Inc. Selective etching of silicon-and-germanium-containing material

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110033966A1 (en) * 2009-08-10 2011-02-10 Applied Materials, Inc. Growth of n-face led with integrated processing system
US20130270512A1 (en) * 2011-12-19 2013-10-17 Marko Radosavljevic Cmos implementation of germanium and iii-v nanowires and nanoribbons in gate-all-around architecture
US9029835B2 (en) * 2012-12-20 2015-05-12 Intel Corporation Epitaxial film on nanoscale structure
US20150364603A1 (en) * 2014-06-16 2015-12-17 International Business Machines Corporation Finfet and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions
US20160204228A1 (en) * 2015-01-13 2016-07-14 Tokyo Electron Limited Method for forming a nanowire structure

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3793808B2 (en) 2002-05-02 2006-07-05 国立大学法人東京工業大学 Method for manufacturing field effect transistor
US7176041B2 (en) 2003-07-01 2007-02-13 Samsung Electronics Co., Ltd. PAA-based etchant, methods of using same, and resultant structures
US6921700B2 (en) 2003-07-31 2005-07-26 Freescale Semiconductor, Inc. Method of forming a transistor having multiple channels
JP4796329B2 (en) 2004-05-25 2011-10-19 三星電子株式会社 Manufacturing method of multi-bridge channel type MOS transistor
JP5168140B2 (en) 2006-03-20 2013-03-21 富士通セミコンダクター株式会社 Stress applying semiconductor device and manufacturing method thereof
FR2928028B1 (en) 2008-02-27 2011-07-15 St Microelectronics Crolles 2 METHOD FOR MANUFACTURING A BENT GRID SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT
JP2014187259A (en) 2013-03-25 2014-10-02 Toshiba Corp Semiconductor device manufacturing method
US9391176B2 (en) 2014-10-23 2016-07-12 Globalfoundries Inc. Multi-gate FETs having corrugated semiconductor stacks and method of forming the same
US9576856B2 (en) 2014-10-27 2017-02-21 Globalfoundries Inc. Fabrication of nanowire field effect transistor structures
US9741811B2 (en) 2014-12-15 2017-08-22 Samsung Electronics Co., Ltd. Integrated circuit devices including source/drain extension regions and methods of forming the same
US10170608B2 (en) 2015-06-30 2019-01-01 International Business Machines Corporation Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire FET
US9647139B2 (en) 2015-09-04 2017-05-09 International Business Machines Corporation Atomic layer deposition sealing integration for nanosheet complementary metal oxide semiconductor with replacement spacer
US9496263B1 (en) * 2015-10-23 2016-11-15 International Business Machines Corporation Stacked strained and strain-relaxed hexagonal nanowires

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110033966A1 (en) * 2009-08-10 2011-02-10 Applied Materials, Inc. Growth of n-face led with integrated processing system
US20130270512A1 (en) * 2011-12-19 2013-10-17 Marko Radosavljevic Cmos implementation of germanium and iii-v nanowires and nanoribbons in gate-all-around architecture
US9029835B2 (en) * 2012-12-20 2015-05-12 Intel Corporation Epitaxial film on nanoscale structure
US20150364603A1 (en) * 2014-06-16 2015-12-17 International Business Machines Corporation Finfet and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions
US20160204228A1 (en) * 2015-01-13 2016-07-14 Tokyo Electron Limited Method for forming a nanowire structure

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110164762A (en) * 2019-05-24 2019-08-23 中国科学院微电子研究所 The preparation method of nano wire, nanowire wrap gate device and nanometer hole sizer
CN110164762B (en) * 2019-05-24 2021-05-04 中国科学院微电子研究所 Nanowire, nanowire fence device and preparation method of nanopore sieve
DE102020107101B3 (en) * 2019-12-26 2021-06-10 Taiwan Semiconductor Manufacturing Co., Ltd. A method of manufacturing a semiconductor device
US11664420B2 (en) 2019-12-26 2023-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method
US11901411B2 (en) 2019-12-26 2024-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method
US12402377B2 (en) 2019-12-26 2025-08-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method

Also Published As

Publication number Publication date
JP7205912B2 (en) 2023-01-17
US20180315665A1 (en) 2018-11-01
TWI769245B (en) 2022-07-01
KR102396245B1 (en) 2022-05-09
JP2020519013A (en) 2020-06-25
US10573564B2 (en) 2020-02-25
KR20190135544A (en) 2019-12-06
TW201907472A (en) 2019-02-16

Similar Documents

Publication Publication Date Title
US10573564B2 (en) Method for fabricating NFET and PFET nanowire devices
US8183104B2 (en) Method for dual-channel nanowire FET device
TWI821600B (en) High performance nanosheet fabrication method with enhanced high mobility channel elements
US10325812B2 (en) Graphene contacts on source/drain regions of FinFET devices
US9893161B2 (en) Parasitic capacitance reduction structure for nanowire transistors and method of manufacturing
CN106206308B (en) Method of fabricating a FINFET device
US9614058B2 (en) Methods of forming low defect replacement fins for a FinFET semiconductor device and the resulting devices
US9276013B1 (en) Integrated formation of Si and SiGe fins
CN110660859A (en) Manufacturing method of semiconductor device
JP2021506141A (en) How to Control Transistor Delay in Nanowire or Nanosheet Transistor Devices
US9048335B2 (en) Method of fabricating multiple gate stack compositions
KR20180020077A (en) Horizontal nanosheet fets and method of manufacturing the same
CN105845578A (en) Semiconductor device and manufacturing method thereof
US20210013326A1 (en) Multiple planes of transistors with different transistor architectures to enhance 3d logic and memory circuits
CN107845684B (en) Vertically stacked gate-all-around nanowire transistor and preparation method thereof
TWI637429B (en) Semiconductor device and method for fabricating the same
TWI887886B (en) Manufacturing method of semiconductor device
CN105990427A (en) Semiconductor device, fabrication method thereof and electronic apparatus
TWI832133B (en) Semiconductor device and method
CN107689372B (en) Semiconductor device, method for making the same, and electronic device
KR101784489B1 (en) Semiconductor device having multilayer and the fabrication method thereof
US9123827B2 (en) Methods for fabricating integrated circuits with fully silicided gate electrode structures
CN104134691B (en) Semiconductor device and manufacturing method thereof
CN106024887A (en) Nano-ribbon channel transistor with back-bias control
CN107403725A (en) The preparation method of silicon nitride film minimizing technology and semiconductor devices

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18790426

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2019558614

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20197034818

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 18790426

Country of ref document: EP

Kind code of ref document: A1