WO2018129898A1 - 子像素单元及其控制方法、像素单元、阵列基板、显示装置 - Google Patents

子像素单元及其控制方法、像素单元、阵列基板、显示装置 Download PDF

Info

Publication number
WO2018129898A1
WO2018129898A1 PCT/CN2017/093658 CN2017093658W WO2018129898A1 WO 2018129898 A1 WO2018129898 A1 WO 2018129898A1 CN 2017093658 W CN2017093658 W CN 2017093658W WO 2018129898 A1 WO2018129898 A1 WO 2018129898A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
pixel unit
pixel
subpixel
electrode
Prior art date
Application number
PCT/CN2017/093658
Other languages
English (en)
French (fr)
Inventor
江亮亮
干泉
Original Assignee
京东方科技集团股份有限公司
合肥鑫晟光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 合肥鑫晟光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to EP17842410.7A priority Critical patent/EP3537209B1/en
Priority to US15/757,286 priority patent/US10665183B2/en
Publication of WO2018129898A1 publication Critical patent/WO2018129898A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
    • G09G3/3637—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals with intermediate tones displayed by domain size control
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133707—Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133753—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers with different alignment orientations or pretilt angles on a same surface, e.g. for grey scale or improved viewing angle
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134372—Electrodes characterised by their geometrical arrangement for fringe field switching [FFS] where the common electrode is not patterned
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0452—Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving

Definitions

  • the present invention relates to the field of liquid crystal display technologies, and in particular, to a sub-pixel unit and a control method thereof, a pixel unit, an array substrate, and a display device.
  • TFT-LCD Thin Film Transistor-Liquid Crystal Display
  • IPS In-Plane Switching
  • FFS Flexible Field Switching
  • the transmittance T r and the driving voltage V op are important parameters that affect product performance and competitiveness. The higher the transmittance, the lower the backlight brightness or the lower the power consumption; the higher the driving voltage, the higher the power consumption of the liquid crystal display panel.
  • a seed pixel unit includes: at least two sub-sub-pixels; each sub-sub-pixel includes: a first electrode; a second electrode; and a liquid crystal layer controlled by a voltage between the first electrode and the second electrode; the first electrode and the first At least one of the two electrodes is a slit electrode; the initial twist angles of the two sub-subpixels are different, and the initial twist angle is a slit arrangement of the slit electrode in the sub-subpixel and the alignment of the liquid crystal layer in an initial unpowered state The angle formed by the liquid crystal molecules.
  • At least two sub-subpixels of the sub-pixel unit include: a first sub-subpixel and a second sub-subpixel; wherein an initial twist angle of the first sub-pixel is ⁇ 1 ; The initial twist angle of the sub-pixel is ⁇ 2 ; ⁇ 1 ⁇ ⁇ 2 , and both ⁇ 1 and ⁇ 2 are less than 15°.
  • ⁇ 1 and ⁇ 2 take two different ones of 5°, 7°, and 11°.
  • a pixel unit is also provided.
  • the pixel unit includes: a plurality of sub-pixel units; and at least one of the plurality of sub-pixel units is any of the foregoing sub-pixel units.
  • the plurality of sub-pixel units include: a red sub-pixel unit, a green sub-pixel unit, and a blue sub-pixel unit; and the red sub-pixel unit includes: a first red sub-subpixel having different initial twist angles And a second red sub-pixel; the green sub-pixel unit includes: a first green sub-subpixel and a second green sub-subpixel having different initial twist angles; and the blue sub-pixel unit includes: a first blue sub-region having different initial twist angles a sub-pixel and a second blue sub-subpixel.
  • the first red sub-subpixel, the first green sub-subpixel, and the first blue sub-subpixel have the same initial twist angle, both being ⁇ 1 ;
  • the second red sub-subpixel, The second green sub-pixel and the second blue sub-pixel have the same initial twist angle, both being ⁇ 2 .
  • two sub-subpixels of the same sub-pixel unit are arranged in a first direction; in a second direction that is not coincident with the first direction and not parallel, the same type of different sub-pixel units
  • the sub-subpixels are arranged in order.
  • two sub-pixels of the same sub-pixel unit are arranged in a first direction; in a second direction that is not coincident with the first direction and not parallel, the first sub-pixel of the different sub-pixel unit
  • the sub-pixel and the second sub-subpixel are staggered.
  • two sub-pixels of the same sub-pixel unit are arranged in a first direction; in a second direction that is not coincident with the first direction and not parallel, the first sub-pixel of the different sub-pixel unit
  • the sub-pixel and the second sub-pixel are randomly arranged.
  • an array substrate is also provided.
  • the array substrate includes: a substrate; the pixel unit array is disposed on the substrate, and includes a plurality of pixel units arranged in an array, and at least one of the plurality of pixel units is any of the foregoing pixel units.
  • the array substrate further includes: a gate line and a data line formed on the substrate; wherein, in at least one of the pixel units, two sub-pixels of the same sub-pixel unit share a gate line and pass different data Line control.
  • the array substrate in the array substrate, at least one of the plurality of pixel units of the pixel unit array is any of the foregoing pixel units; and the array substrate further includes: forming a gate line and a data line on the substrate; wherein the first direction is along the direction of the data line and the second direction is along the direction of the gate line.
  • the array substrate is an Array substrate of an IPS or FFS mode; wherein the sub-subpixels in the pixel unit comprise: a pixel electrode and a common electrode separated by an insulating layer; the first electrode is One of the pixel electrode and the common electrode, the second electrode being the other of the pixel electrode and the common electrode.
  • a display device is also provided.
  • the display device includes any of the aforementioned array substrates.
  • a method of controlling any of the foregoing sub-pixel units includes: step A, acquiring a brightness display value required by the sub-pixel unit; and step B, selecting a corresponding operation mode from the arrangement combination of the at least two sub-subpixels according to the brightness display value required by the sub-pixel unit.
  • At least two sub-subpixels include: a first sub-subpixel and a second sub-subpixel; an initial torsion angle of the first sub-subpixel is ⁇ 1 ; and a second sub-subpixel The initial twist angle is ⁇ 2 ; and ⁇ 1 > ⁇ 2 ;
  • Step B includes: sub-step B1, when ⁇ 2, it is determined that the sub-pixel unit needs to display low brightness, and only the first sub-sub-pixel operation of the sub-pixel unit is controlled; Sub-step B2, when ⁇ 2 ⁇ ⁇ ⁇ ⁇ 1, it is determined that the sub-pixel unit needs to display medium brightness, and only the second sub-sub-pixel operation of the sub-pixel unit is controlled; sub-step B3, when ⁇ ⁇ ⁇ 1, it is determined that the sub-pixel unit needs to display high Brightness, controlling the first sub-subpixel and the second sub-subpixel of the sub-pixel unit to work simultaneously; wherein ⁇ is a brightness display value required by the sub-pixel
  • FIG. 1 is a schematic diagram of a sub-pixel unit designed with upper and lower dual domain symmetric pixel structures and pixel electrode slits.
  • FIG. 2 is a simulation diagram showing the relationship between the transmittance T r and the driving voltage V op of the sub-pixel unit shown in FIG. 1.
  • FIG. 3 is a schematic structural diagram of a sub-pixel unit according to an embodiment of the invention.
  • FIG. 4 is a flow chart of a method of controlling the sub-pixel unit shown in FIG.
  • FIG. 5 is a schematic structural diagram of a pixel unit according to an embodiment of the invention.
  • Fig. 6 is a schematic view showing a modified structure of the pixel unit shown in Fig. 5.
  • FIG. 7 is a schematic diagram of a pixel unit array in an array substrate according to an embodiment of the invention.
  • FIG. 8 is a schematic diagram of a pixel unit array in an array substrate according to another embodiment of the present invention.
  • FIG. 1 is a schematic diagram of a sub-pixel unit designed with upper and lower dual domain symmetric pixel structures and pixel electrode slits.
  • the sub-pixel unit adopts an upper and lower dual domain symmetrical pixel structure and a pixel electrode slit design (Slit Design).
  • Slit Design a pixel electrode slit design
  • rubbing is performed in the horizontal direction to induce alignment of the liquid crystal molecules in the horizontal direction.
  • the angle between the slit in the slit electrode and the liquid crystal molecules aligned in the initial uncharged state is called the initial twist angle.
  • the driving voltage and transmittance curves (V-T curves) of the pixels are also different based on different initial torsion angles.
  • FIG. 2 is a simulation diagram showing the relationship between the transmittance T r and the driving voltage V op of the sub-pixel unit shown in FIG. 1.
  • the liquid crystal molecules have a higher transmittance T r and a higher driving voltage V op , and the luminance and power consumption are also higher; and the initial twist angle of 7° is
  • the pixel has a low transmittance T r and a driving voltage V op , and the luminance and power consumption are low.
  • the double-domain pixel structure has only one slit electrode slit angle design, and can only correspond to a pixel voltage-transmittance (VT) curve, which satisfies different brightness and work.
  • VT pixel voltage-transmittance
  • the design goal of the liquid crystal display panel is to pursue high transmittance, but the problem is to inevitably increase power consumption.
  • the liquid crystal panel of the conventional slit electrode and the initial twist angle design is often Single function, unable to achieve control over multiple levels, multiple brightness and different power consumption requirements.
  • the present invention proposes a novel sub-pixel unit design that is compatible with high brightness and high power consumption as well as low brightness and low power consumption. Based on the sub-pixel unit design, the present invention also provides a sub-pixel unit and a control method thereof, an array substrate, and a display device.
  • a seed pixel unit includes: at least two sub-sub-pixels. For each sub-subpixel, the first electrode, the second electrode, and A liquid crystal layer controlled by a voltage between the first electrode and the second electrode. At least one of the first electrode and the second electrode is a slit electrode. Wherein, the initial torsion angles of the two sub-subpixels are different, and the initial twist angle is an angle formed by the slit of the slit electrode and the liquid crystal molecules aligned in the initial unpowered state of the liquid crystal layer.
  • a pixel unit typically includes a red sub-pixel unit, a green sub-pixel unit, and a blue sub-pixel unit.
  • pixel units may also include: white sub-pixel units.
  • the above-described sub-pixel unit may be any one of a red sub-pixel unit, a green sub-pixel unit, a blue sub-pixel unit, and a white sub-pixel unit, or may be other types of sub-pixel units.
  • the sub-pixel unit may include two sub-sub-pixels, and may also include three, four, five or more sub-sub-pixels, as long as there are two sub-sub-pixels having different initial twist angles in the sub-sub-pixels, All are within the scope of the invention intended to be covered.
  • the first electrode and the second electrode refers to an electrode layer which is located on both sides of the liquid crystal layer and supplies a control voltage to the liquid crystal layer.
  • the embodiments of the present invention do not limit the types, materials, and the like of the first electrode and the second electrode.
  • the slit electrode, the pixel layer, and the like there is a general meaning in the art, and details are not described herein again.
  • the slit electrode may be disposed on the first electrode or on the second electrode.
  • a seed pixel unit is provided.
  • 3 is a block diagram showing the structure of a pixel unit according to an embodiment of the present invention.
  • the pixel unit of this embodiment includes: a first sub-subpixel Sub 1 and a second sub-subpixel Sub 2 .
  • the initial torsion angle of the first sub-subpixel Sub 1 is ⁇ 1
  • the initial torsion angle of the second sub-subpixel Sub 2 is ⁇ 2 , ⁇ 1 ⁇ ⁇ 2 .
  • the initial twist angle of the sub-subpixel is preferably less than 15° in consideration of the light effect of the liquid crystal layer and the transmittance of the liquid crystal panel. Typically, the initial twist angle of the two sub-pixels is two different between 5°, 7°, and 11°.
  • the initial twist angle may be:
  • the initial sub-pixel has an initial torsion angle ⁇ 1 of 5°, and the initial sub-pixel has an initial torsion angle ⁇ 2 of 7°;
  • the initial sub-pixel pixel has an initial twist angle ⁇ 1 of 7°, and the second sub-pixel has an initial twist angle ⁇ 2 of 11°;
  • the initial sub-pixel has an initial twist angle ⁇ 1 of 5°, and the second sub-pixel has an initial twist angle ⁇ 2 of 11°;
  • the sub-pixel unit can work in one of the following four working modes:
  • the first sub-subpixel Sub 1 operates, and the second sub-subpixel Sub 2 does not operate. At this time, the transmittance is low and the power consumption is small;
  • the first sub-subpixel Sub 1 and the second sub-subpixel Sub 2 operate simultaneously, and at this time, the transmittance reaches the maximum, the maximum brightness is displayed, and the power consumption is also maximum;
  • the first sub-subpixel Sub 1 and the second sub-subpixel Sub 2 do not operate. At this time, the red sub-pixel unit is completely opaque.
  • the first sub-subpixel Sub 1 and the second sub-subpixel Sub 2 include the same gate line Gate n to control the gate signals of the corresponding thin film transistors.
  • the data signals are provided using two data lines Data m_1 and Data m_2 to achieve independent control of the first sub-subpixel and the second sub-pixel.
  • the present invention also provides a method of controlling a seed pixel unit based on the sub-pixel unit as described above.
  • the first sub-subpixel and the second sub-subpixel are independently controlled according to the brightness display value required by the sub-pixel unit.
  • a method for controlling a pixel unit of this embodiment includes:
  • Step A obtaining a brightness display value ⁇ required for the sub-pixel unit.
  • Step B Select a corresponding working mode from the arrangement combination of the at least two sub-subpixels according to the brightness display value ⁇ required by the sub-pixel unit.
  • the first brightness threshold ⁇ 1 and the second brightness threshold ⁇ 2 are preset, and ⁇ 1> ⁇ 2, and the step B includes:
  • Sub-step B1 when ⁇ 2, it is determined that the sub-pixel unit needs to display low brightness, and only controls the first sub-subpixel operation of the pixel unit;
  • Sub-step B2 when ⁇ 2 ⁇ ⁇ ⁇ ⁇ 1, it is determined that the sub-pixel unit needs to display medium brightness, Controlling only the second sub-pixel operation of the pixel unit;
  • Sub-step B3 when ⁇ ⁇ ⁇ 1, it is determined that the sub-pixel unit needs to display high brightness, and the first sub-sub-pixel and the second sub-sub-pixel of the control pixel unit operate simultaneously.
  • the transmittance of the entire sub-pixel unit is greatly improved, and high-brightness display is realized.
  • control method of only one seed pixel unit is given as an example, and other types of control methods can be conceived by those skilled in the art based on the description thereof, and will not be described in detail herein.
  • the sub-pixel unit by designing the sub-pixel unit to include two sub-pixels with different initial twist angles, the two sub-pixels are respectively controlled to be compatible with high brightness and high power consumption, low brightness and low power consumption.
  • the demand for liquid crystal display devices has wider applicability and practicality.
  • a pixel unit is also provided.
  • the pixel unit includes: a plurality of sub-pixel units; and at least one of the plurality of sub-pixel units is a sub-pixel unit provided by the embodiment of the present invention.
  • FIG. 5 is a schematic structural diagram of a pixel unit according to an embodiment of the invention. As shown in FIG. 5, the pixel unit of this embodiment includes: a red sub-pixel unit Sub R , a green sub-pixel unit Sub G , and a blue sub-pixel unit Sub B .
  • the three sub-pixel units are all the sub-pixel units in the above embodiment, that is, the red sub-pixel unit Sub R includes: a first red sub-subpixel Sub R_1 and a second red sub-subpixel Sub R_2 ; and the green sub-pixel unit Sub G includes: The first green sub-subpixel Sub G_1 and the second green sub-subpixel Sub G_2 ; the blue sub-pixel unit Sub B include: a first blue sub-subpixel Sub B_1 and a second blue sub-subpixel Sub B_2 .
  • all three sub-pixel units in the pixel unit are sub-pixel units including two sub-sub-pixels having different initial twist angles, but only some or even one sub-pixel unit in all sub-pixel units Satisfying this condition, the present invention can also be implemented;
  • the first sub-subpixels of the three sub-pixel units have the same twist angle, and the second sub-pixels have the same twist angle.
  • the first (second) torsion angles of the sub-pixel units are the same, and in other embodiments of the present invention, the first (second) initial torsion angles of the different sub-pixel units may also be set to be different, without affecting the implementation of the present invention;
  • the two sub-pixel units included in the pixel unit share a gate line (Gate) to control the gate signals of the corresponding thin film transistors, respectively.
  • Two data lines (Data) provide data signals to achieve independent control of the first sub-subpixel and the second sub-pixel.
  • the first green sub-subpixel Sub G_1 and the second green sub-subpixel Sub G_2 include a gate line Gate n and are respectively composed of data lines Data m+1_1 and Data m+1_2. Provide data signals.
  • the pixel unit of this embodiment two sub-pixels of the same sub-pixel unit are arranged along the data line direction, and the first (second) of each sub-pixel unit is on the same line along the gate line direction.
  • the sub-subpixels are arranged in order. It should be understood by those skilled in the art that the above-described data line direction and grid line direction are only a special case of the present invention as long as the two directions do not coincide and are not parallel.
  • Fig. 6 is a schematic view showing a modified structure of the pixel unit shown in Fig. 5.
  • the first sub-subpixel and the second sub-subpixel of different sub-pixel units are staggered in the same row along the gate line direction.
  • the first sub-sub-pixel and the second sub-sub-pixel of the different sub-pixel units are randomly arranged on the same line along the gate line direction.
  • the pixel unit of this embodiment has all the beneficial effects of the above embodiment of the sub-pixel unit If not, it will not be repeated here.
  • an array substrate includes: a substrate; gate lines and data lines formed on the substrate; and a pixel unit array, wherein the pixel unit array is disposed on the substrate and includes a plurality of pixel units arranged in an array.
  • the pixel unit is a pixel unit as described above.
  • the direction along the data line on the array substrate is defined as the first direction
  • the direction along the gate line is defined as the second direction
  • the first direction is defined as the direction along the data line
  • the second direction is the direction along the gate line
  • the first direction and the second direction are perpendicular, but the invention is not limited thereto.
  • the first direction is not necessarily the direction along the data line
  • the second direction is not necessarily the direction along the gate line, as long as the first direction and the second direction are not coincident and not parallel. .
  • FIG. 7 is a schematic diagram of a pixel unit array in an array substrate according to an embodiment of the invention.
  • the pixel unit array shown in FIG. 7 taking the red R green G blue B stripe (stripe) arrangement as an example, four pixel units - Pixel 1 , 1 , Pixel 1 , 2 , Pixel 2 , 1 are given. And Pixel 2,2 .
  • Each of the pixel units includes: a red sub-pixel unit Sub R , a green sub-pixel unit Sub G , and a blue sub-pixel unit Sub B .
  • the first sub-subpixels of different sub-pixels are sequentially arranged, or the second sub-subpixels of different sub-pixels are sequentially arranged.
  • Figure 7 shows that as shown in Figure 7:
  • the first red sub-subpixel Sub R_1 of the red sub-pixel unit, the first green sub-subpixel Sub G_1 of the green sub-pixel unit, and the first blue sub-subpixel of the blue sub-pixel unit Sub B_1 is arranged in a loop.
  • the second red sub-subpixel Sub R_2 of the red sub-pixel unit, the second green sub-subpixel Sub G_2 of the green sub-pixel unit, and the second blue sub-subpixel of the blue sub-pixel unit Sub B_2 is arranged in a loop.
  • the pixel unit array constituting the display area of the array substrate of the present embodiment is expanded.
  • two sub-sub-pixels share a gate line (Gate) to control the gate signals of the corresponding thin film transistors, and are respectively provided by using two data lines (Data).
  • the data signal enables independent control of the first sub-subpixel and the second sub-pixel.
  • the red sub-pixel unit Sub R of the pixel unit Pixel 1,1 in the upper left corner it includes: a first red sub-subpixel Sub R_1 and a second red sub-subpixel Sub R_2 , the two sub-sub-pixel edges
  • the data lines are arranged in the direction.
  • the first red sub-subpixel Sub R_1 and the second red sub-subpixel Sub R_2 share the same gate line Gate n to control the gate signal of the corresponding thin film transistor, and the first red sub-subpixel Sub R_1 is composed of the data line Data m_1 To provide a data signal, the first red sub-subpixel Sub R_1 is provided by the data line Data m_2 .
  • the array substrate of this embodiment may be an array substrate of an IPS or FFS mode.
  • each of the sub-subpixels includes: a pixel electrode and a common electrode separated by an insulating layer; wherein one of the pixel electrode and the common electrode is a slit electrode.
  • the pixel electrode functions as a slit electrode.
  • the arrangement in which the two electrodes are slit electrodes is generally not used.
  • the arrangement rule is simple, the manufacturing process is relatively simple, and the signal control is relatively easy.
  • the voltage of a certain gate line is unstable, all the sub-subpixel units on the gate line are affected, so that the brightness of the entire line is higher or lower in the display area. The situation affects the display effect.
  • another embodiment of the present invention also provides an array substrate.
  • This embodiment is similar to the first embodiment of the array substrate described above, except that the first sub-subpixel and the second sub-subpixel are staggered on the same line of the display area.
  • FIG. 8 is a schematic diagram of a pixel unit array in an array substrate according to another embodiment of the present invention.
  • the pixel cell array shown in FIG. 8 is also exemplified by a red R green G blue B stripe arrangement.
  • Each red R green G blue B sub-pixel on the array substrate is subdivided into two sub-subpixels. a first sub-subpixel and a second sub-pixel.
  • the slits of the slit electrodes of the same sub-subpixel have the same inclination angle.
  • the initial sub-pixel has an initial twist angle of 11°
  • the second sub-sub-pixel has an initial twist angle of 5°, and the two are staggered.
  • any one of the red sub-pixel unit Sub R , the green sub-pixel unit Sub G and the blue sub-pixel unit Sub B includes: adjacent first sub-sub-pixels arranged in the first direction and The second sub-pixel.
  • the first sub-subpixel and the second sub-subpixel of different sub-pixels are staggered in the same row in the second direction. For example, as shown in Figure 8:
  • the second sub-subpixel Sub R_2 of the sub-pixel unit, the first sub-subpixel Sub G_1 of the green sub-pixel unit, and the second sub-subpixel Sub B_2 of the blue sub-pixel unit are sequentially arranged in a loop.
  • the first sub-subpixel Sub R_1 of the sub-pixel unit, the second sub-subpixel Sub G_2 of the green sub-pixel unit, and the first sub-subpixel Sub B_1 of the blue sub-pixel unit are sequentially arranged in a loop.
  • the pixel unit array constituting the display area of the array substrate of the present embodiment is expanded.
  • the arrangement rule is relatively complicated, and the manufacturing process and signal control are also complicated, but it can avoid the brightness of a line appearing in the display area in the first embodiment of the array substrate or In the lower case, the display effect is relatively good.
  • the first sub-subpixel and the second sub-subpixel based on different sub-pixel units are randomly arranged pixel units, and still another embodiment of the present invention further provides an array substrate.
  • the first sub-sub-pixel and the second sub-sub-pixel are arranged in a first direction; in the second direction, different sub-pixels
  • the first sub-subpixel and the second sub-subpixel of the pixel are randomly arranged, that is, the arrangement of the first sub-subpixel and the second sub-pixel is irregular on the same line of the display area.
  • the arrangement rule is the most complicated, and the manufacturing process and signal control are also the most complicated, but it can completely avoid the brightness of a line appearing in the display area in the first embodiment of the array substrate or In the lower case, the display works best.
  • a display device is also provided.
  • the display device includes any one of the array substrates described above.
  • the sub-pixel unit and the control method thereof, the pixel unit, the array substrate, and the display device provided by the present invention have at least one of the following beneficial effects:
  • the sub-pixel unit is designed to include two sub-pixels with different initial twist angles, and the two sub-sub-pixels are respectively controlled to achieve multi-level, multiple brightness and different power consumption requirements.
  • the control is required to make the liquid crystal display device have wider applicability and practicability;
  • the first (second) sub-subpixels of different sub-pixels are sequentially arranged on the same row along the second direction of the effective display area on the array substrate.
  • the sub-sub-pixel arrangement is simple and manufactured. The process is also simpler and the signal control is easier;
  • the first sub-subpixel and the second sub-subpixel of different sub-pixels are staggered on the same row along the second direction of the effective display area on the array substrate. In this case, a certain gate line can be avoided. When the voltage is unstable, the brightness of the whole line here is higher or lower, and the display effect is better;
  • the first sub-subpixel and the second sub-subpixel of different sub-pixels are randomly arranged, which can completely avoid voltage instability of a certain gate line.
  • the display area appears high or low in brightness of the entire line here, the display effect is better.
  • the number of sub-subpixels in each sub-pixel unit may also be three, four or more;
  • the present invention provides a pixel design and a corresponding array substrate and display device, which are compatible with low-brightness, medium-brightness, and high-brightness display requirements, and adjust corresponding driving modes for different use environments. Power consumption requirements. Therefore, the scope and applicability of the panel can be greatly improved, and the competitiveness of the product can be enhanced.
  • this article can provide examples of parameters that contain specific values, but these parameters Rather than being exactly equal to the corresponding value, the corresponding value can be approximated within acceptable tolerances or design constraints.
  • the directional terms mentioned in the embodiments such as “upper”, “lower”, “front”, “back”, “left”, “right”, etc., are merely referring to the directions of the drawings, and are not intended to limit the invention. protected range.
  • the order of the above steps is not limited to the above, and may be varied or rearranged depending on the desired design, unless specifically described or necessarily occurring in sequence.
  • the above embodiments may be used in combination with other embodiments or based on design and reliability considerations, that is, the technical features in different embodiments may be freely combined to form more embodiments.
  • the word “comprising” does not exclude the presence of elements or steps not listed in the specification.
  • the word “a” or “an” The invention can be implemented by means of hardware comprising several distinct elements and by means of a suitably programmed computer. In a unit listing several devices, several of these devices may be embodied by the same hardware item.
  • the use of the words first, second, third, etc. does not denote any order, and these words can be interpreted as names.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Geometry (AREA)
  • Liquid Crystal (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)

Abstract

一种子像素单元及其控制方法、像素单元、阵列基板、显示装置。子像素单元包括：至少两个亚子像素（Sub1、Sub2）；每个亚子像素（Sub1、Sub2）包括：第一电极，第二电极，以及受第一电极和第二电极之间电压控制的液晶层；第一电极和第二电极的其中之一为狭缝电极；两个亚子像素（Sub1、Sub2）的初始扭转角（θ1、θ2）不同，该初始扭转角（θ1、θ2）为亚子像素中狭缝电极的狭缝与液晶层在初始不加电状态下配向排布的液晶分子所成的夹角。两个亚子像素（Sub1、Sub2）的设置能够提供不同的透过率。

Description

子像素单元及其控制方法、像素单元、阵列基板、显示装置
相关申请的交叉引用
本申请要求于2017年1月10日向中国国家知识产权局递交的中国专利申请201710017676.5的权益，该申请的公开内容通过引用整体并入本文中。
技术领域
本发明涉及液晶显示技术领域，尤其涉及子像素单元及其控制方法、像素单元、阵列基板、显示装置。
背景技术
目前，在薄膜场效应晶体管液晶显示(TFT-LCD，Thin Film Transistor-Liquid Crystal Display)领域中，IPS(In-Plane Switching，平面场开关)和FFS(Fringe Field Switching，边缘场开关)模式由于具有宽视角、高透过率、快速响应等优点，得到越来越广泛的应用。
液晶显示面板中，透过率Tr和驱动电压Vop是影响产品性能和竞争力的重要参数。透过率越高，意味着背光亮度可以降低或者低功耗；而驱动电压越高，则意味着液晶显示面板的功耗越高。
发明内容
根据本发明的一个方面，提供了一种子像素单元。该子像素单元包括：至少两个亚子像素；每个亚子像素包括：第一电极；第二电极；以及受第一电极和第二电极之间电压控制的液晶层；第一电极和第二电极中的至少一个为狭缝电极；两个亚子像素的初始扭转角不同，该初始扭转角为亚子像素中狭缝电极的狭缝与液晶层在初始不加电状态下配向排布的液晶分子所成的夹角。
根据至少一些实施例，上述子像素单元中，至少两个亚子像素包括：第一亚子像素和第二亚子像素；其中，第一亚子像素的初始扭转角为θ1；第二亚子像素的初始扭转角为θ2；θ1≠θ2，且θ1和θ2均小于15°。
根据至少一些实施例，上述子像素单元中，θ1和θ2取5°、7°、11°中不同的两个。
根据本发明的另一个方面，还提供了一种像素单元。该像素单元包括：若干个子像素单元；该若干个子像素单元中的至少一个子像素单元为任一前述的子像素单元。
根据至少一些实施例，上述像素单元中，若干个子像素单元包括：红色子像素单元、绿色子像素单元和蓝色子像素单元；红色子像素单元包括：初始扭转角不同的第一红色亚子像素和第二红色亚子像素；绿色子像素单元包括：初始扭转角不同的第一绿色亚子像素和第二绿色亚子像素；蓝色子像素单元包括：初始扭转角不同的第一蓝色亚子像素和第二蓝色亚子像素。
根据至少一些实施例，上述像素单元中，第一红色亚子像素、第一绿色亚子像素和第一蓝色亚子像素的初始扭转角相同，均为θ1；第二红色亚子像素、第二绿色亚子像素和第二蓝色亚子像素的初始扭转角相同，均为θ2。
根据至少一些实施例，上述像素单元中，同一子像素单元的两亚子像素沿第一方向排列；在与第一方向不重合且不平行的第二方向上，不同子像素单元的同一类型的亚子像素依次排列。
根据至少一些实施例，上述像素单元中，同一子像素单元的两亚子像素沿第一方向排列；在与第一方向不重合且不平行的第二方向上，不同子像素单元的第一亚子像素和第二亚子像素交错排列。
根据至少一些实施例，上述像素单元中，同一子像素单元的两亚子像素沿第一方向排列；在与第一方向不重合且不平行的第二方向上，不同子像素单元的第一亚子像素和第二亚子像素为随机排列。
根据本发明的再一个方面，还提供了一种阵列基板。该阵列基板包括：基板；像素单元阵列，设置于基板上，包括阵列排布的多个像素单元，该多个像素单元中的至少一像素单元为任一前述的像素单元。
根据至少一些实施例，上述阵列基板还包括：形成于基板上的栅线和数据线；其中，至少一个像素单元中，同一子像素单元的两个亚子像素共用栅线，并通过不同的数据线控制。
根据至少一些实施例，上述阵列基板中，像素单元阵列的多个像素单元中的至少一个像素单元为任一前述的像素单元；阵列基板还包括：形成 于基板上的栅线和数据线；其中，第一方向沿数据线的方向，第二方向沿栅线的方向。
根据至少一些实施例，上述阵列基板中，该阵列基板为IPS或FFS模式的阵列基板；其中，像素单元中的亚子像素包括：通过绝缘层隔开的像素电极和公共电极；第一电极为像素电极和公共电极的其中之一，第二电极为像素电极和公共电极的其中另一。
根据本发明的又一个方面，还提供了一种显示装置。该显示装置包括：任一前述的阵列基板。
根据本发明的还一个方面，还提供了一种任一前述子像素单元的控制方法。该控制方法包括：步骤A，获取子像素单元所需的亮度显示值；步骤B，根据子像素单元所需的亮度显示值，从至少两个亚子像素的排列组合中选择相应的工作模式。
根据至少一些实施例，上述控制方法中，至少两个亚子像素包括：第一亚子像素和第二亚子像素；第一亚子像素的初始扭转角为θ1；第二亚子像素的初始扭转角为θ2；且θ1＞θ2；步骤B包括：子步骤B1，当Δ＜Δ2时，判断子像素单元需要显示低亮度，只控制子像素单元的第一亚子像素工作；子步骤B2，当Δ2≤Δ＜Δ1时，判断子像素单元需要显示中等亮度，只控制子像素单元的第二亚子像素工作；子步骤B3，当Δ≥Δ1，判断子像素单元需要显示高亮度，控制子像素单元的第一亚子像素和第二亚子像素同时工作；其中，Δ为子像素单元所需的亮度显示值，Δ1为第一亮度阈值，Δ2为第二亮度阈值，Δ1＞Δ2。
附图说明
图1为采用上、下双畴对称像素结构和像素电极狭缝设计的子像素单元的示意图。
图2为图1所示的子像素单元的透过率Tr和驱动电压Vop关系的模拟图。
图3为根据本发明实施例的子像素单元的结构示意图。
图4为图3所示的子像素单元的控制方法的流程图。
图5为根据本发明实施例的像素单元的结构示意图。
图6为根据图5所示的像素单元的一种变型结构的示意图。
图7为根据本发明一实施例的阵列基板中像素单元阵列的示意图。
图8为根据本发明另一实施例的阵列基板中像素单元阵列的示意图。
具体实施方式
图1为采用上、下双畴对称像素结构和像素电极狭缝设计的子像素单元的示意图。如图1所示，子像素单元采用上、下双畴对称像素结构和像素电极狭缝设计(Slit Design)。对于该子像素单元，沿水平方向进行摩擦(Rubbing)，诱导液晶分子沿水平方向进行定向排列。其中，狭缝电极中的狭缝(Slit)同初始不加电状态下配向排布的液晶分子间的夹角称为初始扭转角(Initial Twist Angle)。基于不同的初始扭转角，像素的驱动电压和透过率关系曲线(V-T曲线)也不同。
图2为图1所示子像素单元的透过率Tr和驱动电压Vop关系的模拟图。如图2所示，5°初始扭转角的像素内，液晶分子具有较高的透过率Tr和较高的驱动电压Vop，亮度和功耗也较高；而7°初始扭转角的像素具有较低的透过率Tr和驱动电压Vop，亮度和功耗较低。
在目前的TFT-LCD液晶显示面板中，双畴像素结构只有一种狭缝电极的狭缝角度设计，只能对应一种像素电压-透过率(V-T)曲线，在满足不同的亮度和功耗需求时，反应较为缓慢，因而适用性和使用范围都大大降低。
目前，液晶显示面板的设计目标是追求高透过率，但带来的问题是不可避免的增加功耗。在液晶显示面板的实际工作过程中，很多情况下只需要像素显示低灰阶和低亮度，而更加注重功耗低和节能的要求，但目前常规狭缝电极和初始扭转角设计的液晶面板往往功能单一，无法实现针对多层次、多种亮度和不同功耗需求的管控。
本发明提出一种新颖的子像素单元设计，能够兼容高亮度和高功耗以及低亮度和低功耗的需求。基于该子像素单元设计方案，本发明还提供了子像素单元及其控制方法、阵列基板、显示装置。
为使本发明的目的、技术方案和优点更加清楚明白，以下结合具体实施例，并参照附图，对本发明进一步详细说明。
根据本发明的一个方面，提供了一种子像素单元。该子像素单元包括：至少两个亚子像素。对于每一亚子像素均包括：第一电极，第二电极以及 受第一电极和第二电极之间电压控制的液晶层。第一电极和第二电极中的至少一个为狭缝电极。其中，两个亚子像素的初始扭转角不同，该初始扭转角为狭缝电极的狭缝与液晶层在初始不加电状态下配向排布的液晶分子所成的夹角。
对于一像素单元而言，典型地包括：红色子像素单元、绿色子像素单元和蓝色子像素单元。对于某些类型的像素单元，其还可以包括：白色子像素单元。上述的子像素单元可以是：红色子像素单元、绿色子像素单元、蓝色子像素单元和白色子像素单元中的任意一个，也可以是其他类型的子像素单元。并且，子像素单元可以包括两个亚子像素，也可以包括三个、四个、五个或者更多个亚子像素，只要这些亚子像素中存在初始扭转角不同的两个亚子像素，均在本发明想要涵盖的范围之内。
关于第一电极和第二电极，其指代的是位于液晶层两侧，为液晶层提供控制电压的电极层。本发明实施例并不对第一电极和第二电极的类型、材料等进行限定。关于狭缝电极及像素层等，本领域内对其有通用的含义，此处不再赘述。其中，狭缝电极可以设置于第一电极上，也可以设置在第二电极上。
在本发明的一个示例性实施例中，提供了一种子像素单元。图3为根据本发明实施例子像素单元的结构示意图。如图3所示，本实施例子像素单元包括：第一亚子像素Sub1和第二亚子像素Sub2。其中，第一亚子像素Sub1的初始扭转角为θ1，第二亚子像素Sub2的初始扭转角为θ2，θ1≠θ2。
考虑到液晶层的光效和液晶面板的透过率，亚子像素的初始扭转角优选地小于15°。典型地，两亚子像素的初始扭转角取5°、7°、11°中不同的两个。对于包含第一亚子像素和第二亚子像素的子像素单元而言，初始扭转角的取值可以是：
(1)第一亚子像素的初始扭转角θ1取5°，第二亚子像素的初始扭转角θ2取7°；
(2)第一亚子像素的初始扭转角θ1取7°，第二亚子像素的初始扭转角θ2取11°；
(3)第一亚子像素的初始扭转角θ1取5°，第二亚子像素的初始扭转角θ2取11°；
本实施例中，第一亚子像素Sub1的初始扭转角θ1取11°，第二亚子像素Sub2的初始扭转角θ2取5°。则该子像素单元可以工作于以下四种工作模式其中之一：
(1)第一工作模式，第一亚子像素Sub1工作，第二亚子像素Sub2不工作，此时，透过率较低，耗电少；
(2)第二工作模式，第一亚子像素Sub1不工作，第二亚子像素Sub2工作，此时，透过率提升，耗电提升；
(3)第三工作模式，第一亚子像素Sub1和第二亚子像素Sub2同时工作，此时，透过率达到最大，最大亮度显示，耗电也最大；
(4)第四工作模式，第一亚子像素Sub1和第二亚子像素Sub2均不工作，此时，红色子像素单元完全不透明。
请参照图3，对于本实施例子像素单元而言，其包括的第一亚子像素Sub1和第二亚子像素Sub2共用同一根栅线Gaten来控制相应薄膜晶体管的栅极信号，分别使用两根数据线Datam_1和Datam_2来提供数据信号，从而实现对第一亚子像素和第二亚子像素的独立控制。
基于如上所述的子像素单元，本发明还提供了一种子像素单元的控制方法。在该控制方法中，根据子像素单元所需的亮度显示值，分别独立地控制第一亚子像素和第二亚子像素。
图4为图3所示子像素单元的控制方法的流程图。请参照图4，本实施例子像素单元的控制方法包括：
步骤A，获取子像素单元所需的亮度显示值Δ；和
步骤B，根据子像素单元所需的亮度显示值Δ，从至少两个亚子像素的排列组合中选择相应的工作模式。
具体地，预设第一亮度阈值Δ1和第二亮度阈值Δ2，且Δ1＞Δ2，该步骤B包括：
子步骤B1，当Δ＜Δ2时，判断子像素单元需要显示低亮度，只控制像素单元的第一亚子像素工作；
由于第一亚子像素内的初始扭转角较大，因此透过率较低，同时面板驱动功耗较低，实现节能；
子步骤B2，当Δ2≤Δ＜Δ1时，判断子像素单元需要显示中等亮度， 只控制像素单元的第二亚子像素工作；
由于第二亚子像素内的初始扭转角较小，因此透过率提升，而面板的驱动功耗略微上升；
子步骤B3，当Δ≥Δ1时，判断子像素单元需要显示高亮度，控制像素单元的第一亚子像素和第二亚子像素同时工作。
在这种情况下，子像素单元整体的透过率大大提升，实现高亮度显示。
上述仅给出了一种子像素单元的控制方法作为示例，本领域技术人员应当基于其说明能够想到其他类型的控制方法，此处不再详述。
可见，本实施例通过将子像素单元设计为包括两个初始扭转角不同的亚子像素，对该两个亚子像素分别进行控制，能够兼容高亮度和高功耗以及低亮度和低功耗的需求，使得液晶显示装置具有更广的适用性和实用性。
基于如上所述的子像素单元，根据本发明的另一个方面，还提供了一种像素单元。该像素单元包括：若干个子像素单元；该若干个子像素单元中的至少一个子像素单元为前面所述的本发明实施例提供的子像素单元。
在本发明的一个示例性实施例中，提供了一种像素单元。图5为根据本发明实施例像素单元的结构示意图。如图5所示，本实施例像素单元包括：红色子像素单元SubR、绿色子像素单元SubG和蓝色子像素单元SubB。三种子像素单元均为上述实施例中的子像素单元，即红色子像素单元SubR包括：第一红色亚子像素SubR_1和第二红色亚子像素SubR_2；绿色子像素单元SubG包括：第一绿色亚子像素SubG_1和第二绿色亚子像素SubG_2；蓝色子像素单元SubB包括：第一蓝色亚子像素SubB_1和第二蓝色亚子像素SubB_2。
其中，红色子像素单元的第一红色亚子像素SubR_1、绿色子像素单元的第一绿色亚子像素SubG_1和蓝色子像素单元的第一蓝色亚子像素SubB_1的初始扭转角相同，均取θ1＝11°；红色子像素单元的第二红色亚子像素SubR_2、绿色子像素单元的第二绿色亚子像素SubG_2和蓝色子像素单元的第二蓝色亚子像素SubB_2的初始扭转角相同，均取θ2＝5°。
本领域技术人员能够理解的是：
(1)本实施例以包括红色子像素单元SubR、绿色子像素单元SubG和蓝色子像素单元SubB的像素单元为例进行说明，但对于由其他类型子 像素单元所组成的像素单元而言，只要能够满足其中一子像素单元包括初始扭转角不同的两个亚子像素，均包含在本发明想要涵盖的范围之内；
(2)本实施例中，像素单元中的三种子像素单元均为包括初始扭转角不同的两个亚子像素的子像素单元，但是，全部子像素单元中如仅有部分甚至一个子像素单元满足该条件，同样能够实现本发明；
(3)本实施例中，三种子像素单元的第一亚子像素的扭转角相同，第二亚子像素的扭转角相同，这仅为本发明的优选实施例而已，本发明并不限定各个子像素单元的第一(第二)扭转角相同，在本发明其他实施例中，不同子像素单元的第一(第二)初始扭转角也可以设置为不同，同样不影响本发明的实现；
(4)关于初始扭转角θ1和θ2，本领域人员可以根据需要进行设置，并不局限于上述的θ1＝11°，θ2＝5°。
请参照图5，对于本实施例像素单元中的每一个子像素单元而言，其包括的两个亚子像素单元共用一根栅线(Gate)来控制相应薄膜晶体管的栅极信号，分别使用两个数据线(Data)来提供数据信号，从而实现第一亚子像素和第二亚子像素的独立控制。
以绿色子像素单元SubG为例，其包括的第一绿色亚子像素SubG_1和第二绿色亚子像素SubG_2共用栅线Gaten，并分别由数据线Datam+1_1和Datam+1_2提供数据信号。
请继续参照图5，在本实施例像素单元中，同一子像素单元的两亚子像素沿数据线方向排列，在沿栅线方向的同一行上，各个子像素单元的第一(第二)亚子像素依次排列。本领域技术人员应当能够理解，上述的数据线方向和栅线方向仅是本发明的一种特殊情况，只要该两个方向不重合且不平行即可。
图6为根据图5所示像素单元的一种变型结构的示意图。在图6所示的像素单元中，在沿栅线方向的同一行上，不同子像素单元的第一亚子像素和第二亚子像素交错排列。此外，在像素单元的另一种变形结构中，在沿栅线方向的同一行上，不同子像素单元的第一亚子像素和第二亚子像素为随机排列。这两种变型结构同图4所示的像素单元一样能够实现本发明。
本实施例像素单元具有上述子像素单元实施例所具有的全部有益效 果，此处不再重述。
根据本发明的另一个方面，还提供了一种阵列基板。该阵列基板包括：基板；形成于基板上的栅线和数据线；以及像素单元阵列，其中，该像素单元阵列设置于基板上并且包括阵列排布的多个像素单元。其中，该像素单元为如上所述的像素单元。
在下文中，为描述方便，将阵列基板上沿数据线的方向定义为第一方向，沿栅线的方向定义为第二方向。
需要说明的是，虽然本实施例中，定义第一方向为沿数据线的方向，第二方向为沿栅线的方向，第一方向和第二方向垂直，但本发明并不以此为限。在本发明其他实施例中，第一方向并非一定为沿数据线的方向，第二方向也并不一定为沿栅线的方向，只要满足第一方向和第二方向不重合且不平行即可。
基于图5所示的像素单元，本发明的一实施例提供了一种阵列基板。图7为根据本发明一实施例阵列基板中像素单元阵列的示意图。如图7所示的像素单元阵列中，以红色R绿色G蓝色B条纹(Stripe)排布为例，给出了四个像素单元-Pixel1，1、Pixel1，2、Pixel2，1和Pixel2，2。其中，每一个像素单元包括：红色子像素单元SubR、绿色子像素单元SubG和蓝色子像素单元SubB。对于红色子像素单元SubR、绿色子像素单元SubG和蓝色子像素单元SubB的任意一个，均包括：相邻的沿第一方向排列的第一亚子像素和第二亚子像素。并且，各个子像素单元的第一亚子像素的初始扭转角相同，均取θ1＝11°，各个子像素单元的第二亚子像素的初始扭转角相同，均取θ2＝5°。
在第二方向上，不同子像素的第一亚子像素依次排列，或不同子像素的第二亚子像素依次排列。例如，如图7所示：
(1)在第一行中，红色子像素单元的第一红色亚子像素SubR_1、绿色子像素单元的第一绿色亚子像素SubG_1和蓝色子像素单元的第一蓝色亚子像素SubB_1依次循环排列。
(2)在第二行中，红色子像素单元的第二红色亚子像素SubR_2、绿色子像素单元的第二绿色亚子像素SubG_2和蓝色子像素单元的第二蓝色亚子像素SubB_2依次循环排列。
以此类推扩展，构成本实施例阵列基板显示区域的像素单元阵列。
请继续参照图5和图7，对于同一子像素单元，其两个亚子像素共用一根栅线(Gate)来控制相应薄膜晶体管的栅极信号，分别使用两个数据线(Data)来提供数据信号，从而实现对第一亚子像素和第二亚子像素的独立控制。
例如，对于左上角的像素单元Pixel1，1的红色子像素单元SubR而言，其包括：第一红色亚子像素SubR_1和第二红色亚子像素SubR_2，该两个亚子像素沿数据线方向排列。其中，第一红色亚子像素SubR_1和第二红色亚子像素SubR_2共用同一根栅线Gaten来控制相应薄膜晶体管的栅极信号，而第一红色亚子像素SubR_1由数据线Datam_1来提供数据信号，第一红色亚子像素SubR_1由数据线Datam_2来提供数据信号。
本实施例阵列基板可以为IPS或FFS模式的阵列基板。在这种情况下，每个亚子像素包括：通过绝缘层隔开的像素电极和公共电极；其中，像素电极和公共电极其中之一为狭缝电极。优选地，像素电极作为狭缝电极。对于平面场显示技术而言，一般不采用两种电极均为狭缝电极的设置方式。
采用本实施的亚子像素排列方式，排布规律简单，相应地制造工艺也较简单，信号控制较容易。然而，需要注意的是，当某一条栅线的电压不稳时，该条栅线上全部的亚子像素单元都会受到影响，从而在显示区域出现该处整条线的亮度较高或较低的情况，影响显示效果。
基于图6所示的像素单元，本发明的另一个实施例还提供了一种阵列基板。本实施例与上述阵列基板第一实施例类似，区别在于：在显示区域的同一行上，第一亚子像素和第二亚子像素交错排布。
图8为根据本发明另一实施例阵列基板中像素单元阵列的示意图。如图8所示的像素单元阵列，同样以红色R绿色G蓝色B条纹(Striple)排布为例，阵列基板上各红色R绿色G蓝色B子像素内细分为两种亚子像素-第一亚子像素和第二亚子像素。其中同一种亚子像素的狭缝电极中狭缝(Slit)的倾角相同。各个子像素中，第一亚子像素的初始扭转角为11°，而第二亚子像素的初始扭转角为5°，且两者同行交错排布。
请继续参照图8，对于红色子像素单元SubR、绿色子像素单元SubG和蓝色子像素单元SubB的任意一个，均包括：相邻的沿第一方向排列的 第一亚子像素和第二亚子像素。在第二方向的同一行上，不同子像素的第一亚子像素和第二亚子像素交错排列。例如，如图8所示：
(1)在第一行上，红色子像素单元的第一亚子像素SubR_1、绿色子像素单元的第二亚子像素SubG_2、蓝色子像素单元的第一亚子像素SubB_1、红色子像素单元的第二亚子像素SubR_2、绿色子像素单元的第一亚子像素SubG_1和蓝色子像素单元的第二亚子像素SubB_2依次循环排列。
(2)在第二行上，红色子像素单元的第二亚子像素SubR_2、绿色子像素单元的第一亚子像素SubG_1、蓝色子像素单元的第二亚子像素SubB_2、红色子像素单元的第一亚子像素SubR_1、绿色子像素单元的第二亚子像素SubG_2和蓝色子像素单元的第一亚子像素SubB_1依次循环排列。
以此类推扩展，构成本实施例阵列基板显示区域的像素单元阵列。
采用本实施的亚子像素排列方式，排布规律相对复杂，随之制造工艺和信号控制也会较复杂，但其可以避免如阵列基板第一实施例中显示区域出现一条线的亮度较高或较低的情况，显示效果相对较好。
基于不同子像素单元的第一亚子像素和第二亚子像素为随机排列的像素单元，本发明的再一实施例还提供了一种阵列基板。本实施例阵列基板中，在红色子像素、绿色子像素和蓝色子像素的任意一个中，第一亚子像素和第二亚子像素沿第一方向排列；在第二方向上，不同子像素的第一亚子像素和第二亚子像素呈随机排列，即在显示区域的同一行上，第一亚子像素和第二亚子像素的排列是没有规律的。
采用本实施的亚子像素排列方式，排布规律最为复杂，随之制造工艺和信号控制也最复杂，但其能够彻底避免如阵列基板第一实施例中显示区域出现一条线的亮度较高或较低的情况，显示效果最好。
根据本发明的又一个方面，还提供了一种显示装置。该显示装置包括如上所述阵列基板中的任意一种。
从上可知，本发明提供的子像素单元及其控制方法、像素单元、阵列基板、显示装置至少具有以下有益效果其中之一：
(1)提供了一种新颖的子像素单元结构；
(2)将子像素单元设计为包括两个初始扭转角不同的亚子像素，对该两个亚子像素分别进行控制，能够实现多层次、多种亮度和不同功耗需 求的管控，使得液晶显示装置具有更广的适用性和实用性；
(3)在阵列基板上有效显示区域的沿第二方向的同一行上，不同子像素的第一(第二)亚子像素依次排列，这种情况下，亚子像素排布规律简单，制造工艺也较简单，信号控制较容易；
(4)在阵列基板上有效显示区域的沿第二方向的同一行上，不同子像素的第一亚子像素和第二亚子像素交错排列，这种情况下，能够避免某一条栅线的电压不稳时，显示区域出现此处整条线的亮度较高或较低的情况，显示效果较好；
(5)在阵列基板上有效显示区域的沿第二方向的同一行上，不同子像素的第一亚子像素和第二亚子像素为随机排列，能够彻底避免某一条栅线的电压不稳时，显示区域出现此处整条线的亮度较高或较低的情况，显示效果达到较佳。
至此，已经结合附图对本发明多个实施例进行了详细描述。依据以上描述，本领域技术人员应当对本发明子像素单元及其控制方法、像素单元、阵列基板、显示装置有了清楚的认识。
需要说明的是，在附图或说明书正文中，未绘示或描述的实现方式，均为所属技术领域中普通技术人员所知的形式，并未进行详细说明。此外，上述对各元件和方法的定义并不仅限于实施例中提到的各种具体结构、形状或方式，本领域普通技术人员可对其进行简单地更改或替换，例如：
(1)每个子像素单元中亚子像素的个数还可以为3个、4个或者更多个；
(2)初始扭转角除了文中列举的三个之外，还可以选择其他的合适角度；
(3)关于阵列基板上亚子像素的排列形式，除了上述实施例中所列举的三种之外，本领域技术人员还可以基于其想到其他的排列形式。
综上所述，本发明提供一种像素设计及相应的阵列基板和显示装置，同时兼容低亮度、中等亮度和高亮度的显示需求，并对此调整相应的驱动方式，适用于不同使用环境下的功耗需求。因此能够大大提升面板的使用范围和适用性，增强产品竞争力。
还需要说明的是，本文可提供包含特定值的参数的示范，但这些参数 无需确切等于相应的值，而是可在可接受的误差容限或设计约束内近似于相应值。实施例中提到的方向用语，例如“上”、“下”、“前”、“后”、“左”、“右”等，仅是参考附图的方向，并非用来限制本发明的保护范围。此外，除非特别描述或必须依序发生的步骤，上述步骤的顺序并无限制于以上所列，且可根据所需设计而变化或重新安排。并且上述实施例可基于设计及可靠度的考虑，彼此混合搭配使用或与其他实施例混合搭配使用，即不同实施例中的技术特征可以自由组合形成更多的实施例。
应该注意的是上述实施例中，单词“包含”不排除存在未列在说明书中的元件或步骤。位于元件之前的单词“一”或“一个”不排除存在多个这样的元件。本发明可以借助于包括有若干不同元件的硬件以及借助于适当编程的计算机来实现。在列举了若干装置的单元中，这些装置中的若干个可以是通过同一个硬件项来具体体现。单词第一、第二、以及第三等的使用不表示任何顺序，可将这些单词解释为名称。
以上所述的具体实施例，对本发明的目的、技术方案和有益效果进行了进一步详细说明，所应理解的是，以上所述仅为本发明的具体实施例而已，并不用于限制本发明，凡在本发明的精神和原则之内，所做的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。

Claims (16)

  1. 一种子像素单元，包括：至少两个亚子像素；其中，
    所述至少两个亚子像素中的每一个包括：第一电极；第二电极；以及受第一电极和第二电极之间电压控制的液晶层；所述第一电极和第二电极中的至少一个为狭缝电极；和
    所述至少两个亚子像素的初始扭转角不同，该初始扭转角为亚子像素中狭缝电极的狭缝与液晶层在初始不加电状态下配向排布的液晶分子所成的夹角。
  2. 根据权利要求1所述的子像素单元，其中，所述至少两个亚子像素包括：第一亚子像素和第二亚子像素；
    其中，所述第一亚子像素的初始扭转角为θ1；所述第二亚子像素的初始扭转角为θ2；且θ1和θ2均小于15°。
  3. 根据权利要求2所述的子像素单元，其中，所述θ1和θ2取5°、7°、11°中不同的两个。
  4. 一种像素单元，包括：若干个子像素单元；该若干个子像素单元中的至少一个子像素单元为如权利要求1所述的子像素单元。
  5. 根据权利要求4所述的像素单元，其中，所述若干个子像素单元包括：红色子像素单元、绿色子像素单元和蓝色子像素单元；
    所述红色子像素单元包括：初始扭转角不同的第一红色亚子像素和第二红色亚子像素；
    所述绿色子像素单元包括：初始扭转角不同的第一绿色亚子像素和第二绿色亚子像素；和
    所述蓝色子像素单元包括：初始扭转角不同的第一蓝色亚子像素和第二蓝色亚子像素。
  6. 根据权利要求5所述的像素单元，其中：
    所述第一红色亚子像素、第一绿色亚子像素和第一蓝色亚子像素的初始扭转角相同，均为θ1；和
    所述第二红色亚子像素、第二绿色亚子像素和第二蓝色亚子像素的初始扭转角相同，均为θ2。
  7. 根据权利要求6所述的像素单元，其中：
    同一子像素单元的两亚子像素沿第一方向排列；和
    在与第一方向不重合且不平行的第二方向上，不同子像素单元的同一类型的亚子像素依次排列。
  8. 根据权利要求6所述的像素单元，其中：
    同一子像素单元的两亚子像素沿第一方向排列；和
    在与第一方向不重合且不平行的第二方向上，不同子像素单元的第一亚子像素和第二亚子像素交错排列。
  9. 根据权利要求6所述的像素单元，其中：
    同一子像素单元的两亚子像素沿第一方向排列；和
    在与第一方向不重合且不平行的第二方向上，不同子像素单元的第一亚子像素和第二亚子像素为随机排列。
  10. 一种阵列基板，包括：
    基板；和
    像素单元阵列，设置于所述基板上，并且包括阵列排布的多个像素单元，所述多个像素单元中的至少一个像素单元为如权利要求4至9中任一项所述的像素单元。
  11. 根据权利要求10所述的阵列基板，还包括：形成于基板上的栅线和数据线；
    其中，所述至少一个像素单元中，同一子像素单元的两个亚子像素共用栅线，并通过不同的数据线控制。
  12. 根据权利要求10所述的阵列基板，其中：
    所述像素单元阵列的多个像素单元中的至少一像素单元为如权利要求7至9中任一项所述的像素单元；
    所述阵列基板还包括：形成于基板上的栅线和数据线；
    其中，所述第一方向沿数据线的方向，所述第二方向沿栅线的方向。
  13. 根据权利要求10所述的阵列基板，其中，该阵列基板为IPS或FFS模式的阵列基板；
    其中，所述像素单元中的亚子像素包括：通过绝缘层隔开的像素电极和公共电极；所述第一电极为像素电极和公共电极的其中之一，所述第二 电极为像素电极和公共电极的其中另一。
  14. 一种显示装置，包括：如权利要求10至13中任一项所述的阵列基板。
  15. 一种子像素单元的控制方法，用于控制如权利要求1至3中任一项所述的子像素单元，所述控制方法包括：
    步骤A，获取所述子像素单元所需的亮度显示值；和
    步骤B，根据所述子像素单元所需的亮度显示值，从所述至少两个亚子像素的排列组合中选择相应的工作模式。
  16. 根据权利要求15所述的控制方法，其中，所述至少两个亚子像素包括：第一亚子像素和第二亚子像素；所述第一亚子像素的初始扭转角为θ1；所述第二亚子像素的初始扭转角为θ2；且θ1＞θ2；
    所述步骤B包括：
    子步骤B1，当Δ＜Δ2时，判断所述子像素单元需要显示低亮度，只控制子像素单元的第一亚子像素工作；
    子步骤B2，当Δ2≤Δ＜Δ1时，判断所述子像素单元需要显示中等亮度，只控制子像素单元的第二亚子像素工作；
    子步骤B3，当Δ≥Δ1，判断所述子像素单元需要显示高亮度，控制子像素单元的第一亚子像素和第二亚子像素同时工作；
    其中，Δ为所述子像素单元所需的亮度显示值，Δ1为第一亮度阈值，Δ2为第二亮度阈值，Δ1＞Δ2。
PCT/CN2017/093658 2017-01-10 2017-07-20 子像素单元及其控制方法、像素单元、阵列基板、显示装置 WO2018129898A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP17842410.7A EP3537209B1 (en) 2017-01-10 2017-07-20 Array substrate comprising a subpixel unit, control method therefor, and display device
US15/757,286 US10665183B2 (en) 2017-01-10 2017-07-20 Sub-pixel unit and method of controlling the same, pixel unit, array substrate, display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710017676.5A CN108287440B (zh) 2017-01-10 2017-01-10 子像素单元及控制方法、像素单元、阵列基板、显示装置
CN201710017676.5 2017-01-10

Publications (1)

Publication Number Publication Date
WO2018129898A1 true WO2018129898A1 (zh) 2018-07-19

Family

ID=62831183

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/093658 WO2018129898A1 (zh) 2017-01-10 2017-07-20 子像素单元及其控制方法、像素单元、阵列基板、显示装置

Country Status (3)

Country Link
US (1) US10665183B2 (zh)
CN (1) CN108287440B (zh)
WO (1) WO2018129898A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110955085A (zh) * 2018-09-26 2020-04-03 咸阳彩虹光电科技有限公司 一种像素结构、像素单元及显示面板

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030117016A1 (en) * 2001-12-21 2003-06-26 Canon Kabushiki Kaisha Electrophoretic display device and method for driving the same
CN102629056A (zh) * 2011-11-15 2012-08-08 京东方科技集团股份有限公司 Tft阵列基板及显示设备
CN202583658U (zh) * 2012-05-28 2012-12-05 京东方科技集团股份有限公司 一种tft阵列基板、液晶面板以及液晶显示器
CN103529613A (zh) * 2013-10-22 2014-01-22 京东方科技集团股份有限公司 一种阵列基板及其制造方法、显示装置
CN105759516A (zh) * 2016-05-17 2016-07-13 厦门天马微电子有限公司 液晶显示面板及液晶显示装置
CN205581478U (zh) * 2016-04-28 2016-09-14 厦门天马微电子有限公司 阵列基板及显示面板

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4380648B2 (ja) * 2005-05-25 2009-12-09 エプソンイメージングデバイス株式会社 液晶装置及び電子機器
JP4462280B2 (ja) * 2007-02-22 2010-05-12 エプソンイメージングデバイス株式会社 液晶装置及び電子機器
EP2549324A4 (en) * 2010-03-19 2013-09-04 Sharp Kk LIQUID CRYSTAL DISPLAY DEVICE
JP2012113980A (ja) * 2010-11-25 2012-06-14 Canon Inc 有機ｅｌ表示装置
US9557620B2 (en) 2011-11-15 2017-01-31 Boe Technology Group Co., Ltd. TFT array substrate and display device with tilt angle between strip-like pixel electrodes and direction of initial alignment of liquid crystals
TWI472860B (zh) * 2012-05-07 2015-02-11 Au Optronics Corp 顯示面板
CN102998860B (zh) * 2012-12-14 2015-09-16 京东方科技集团股份有限公司 像素电极结构、阵列基板、液晶显示面板及驱动方法
CN103926756B (zh) * 2013-12-31 2017-02-08 厦门天马微电子有限公司 一种液晶显示面板及液晶显示装置
KR102269081B1 (ko) * 2015-01-22 2021-06-24 삼성디스플레이 주식회사 액정 표시 장치
CN105093723A (zh) * 2015-09-08 2015-11-25 深圳市华星光电技术有限公司 改善色偏的液晶显示面板
CN105632434B (zh) * 2015-12-31 2018-08-14 深圳市华星光电技术有限公司 确定液晶面板的子像素的驱动电压的方法及装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030117016A1 (en) * 2001-12-21 2003-06-26 Canon Kabushiki Kaisha Electrophoretic display device and method for driving the same
CN102629056A (zh) * 2011-11-15 2012-08-08 京东方科技集团股份有限公司 Tft阵列基板及显示设备
CN202583658U (zh) * 2012-05-28 2012-12-05 京东方科技集团股份有限公司 一种tft阵列基板、液晶面板以及液晶显示器
CN103529613A (zh) * 2013-10-22 2014-01-22 京东方科技集团股份有限公司 一种阵列基板及其制造方法、显示装置
CN205581478U (zh) * 2016-04-28 2016-09-14 厦门天马微电子有限公司 阵列基板及显示面板
CN105759516A (zh) * 2016-05-17 2016-07-13 厦门天马微电子有限公司 液晶显示面板及液晶显示装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3537209A4 *

Also Published As

Publication number Publication date
US20180357968A1 (en) 2018-12-13
CN108287440A (zh) 2018-07-17
CN108287440B (zh) 2021-03-16
US10665183B2 (en) 2020-05-26

Similar Documents

Publication Publication Date Title
US10423043B2 (en) Liquid crystal display
TWI484272B (zh) 透明液晶顯示面板之畫素結構
WO2018184258A1 (zh) 液晶显示器像素驱动电路及tft基板
US7728938B2 (en) Liquid crystal display
US10083664B1 (en) Thin film transistor array substrate and display panel
KR100643039B1 (ko) 횡전계형 액정표시장치
WO2010143348A1 (ja) 液晶表示装置
JP4571166B2 (ja) 垂直配向型液晶表示装置
KR20070070721A (ko) 액정표시장치 및 그 구동방법
JP2007178979A (ja) 液晶表示素子及びその製造方法
KR20040098728A (ko) 수평 전계 인가형 액정 표시 패널
US20130063686A1 (en) Liquid crystal display device
JP5643850B2 (ja) 画素構造およびその電子機器
WO2020087582A1 (zh) 多畴液晶显示器
US11307472B2 (en) Display panel and display device
TW202014776A (zh) 顯示裝置
US20080143947A1 (en) Multi-domain vertical alignment liquid crystal display panel
US9846328B2 (en) Liquid crystal display
KR20170065064A (ko) 액정 표시 장치
US10203564B2 (en) Array substrate, liquid crystal module and display device including pixel sub-units having different electric field intensities
US10768486B2 (en) Display device
WO2018129898A1 (zh) 子像素单元及其控制方法、像素单元、阵列基板、显示装置
KR102305194B1 (ko) 액정 표시 패널
WO2020082470A1 (zh) 多畴像素结构
EP3537209A1 (en) Subpixel unit and control method therefor, pixel unit, array substrate, and display device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17842410

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE