WO2018076144A1 - Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique - Google Patents
Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique Download PDFInfo
- Publication number
- WO2018076144A1 WO2018076144A1 PCT/CN2016/103109 CN2016103109W WO2018076144A1 WO 2018076144 A1 WO2018076144 A1 WO 2018076144A1 CN 2016103109 W CN2016103109 W CN 2016103109W WO 2018076144 A1 WO2018076144 A1 WO 2018076144A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- field
- edmg header
- edmg
- header
- information bits
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W72/00—Local resource management
- H04W72/04—Wireless resource allocation
Definitions
- the present invention relates to the field of communications technologies, and in particular, to a code modulation method and device for a physical layer protocol data unit.
- the 802.11ay standard draft based on the IEEE 802.11ad standard proposes channel bonding and multiple input and multiple output ( MIMO) technology to increase the channel bandwidth and increase the spatial stream, respectively, to increase the communication rate to more than 20 gigabits per second.
- MIMO multiple input and multiple output
- Channel connection technology or MIMO technology can increase the communication rate, but at the same time, the physical layer protocol data unit (PPDU) needs to be redesigned.
- PPDU physical layer protocol data unit
- An EDMG PPDU includes the following fields in sequence: Legacy Short Training Field (L-STF), Legacy Channel Estimation Field (L-CEF), Legacy Header (L-Header) Field, Enhanced Directional Multi-Gigabit Header A (EDMG Header A) field, Enhanced Directional Multi-Gigabit Short Training Sequence Field (EDMG STF), Enhanced Directional Multi-Gigabit Channel Estimation Field (EDMG CEF) ), an enhanced directional MG header B (EDMG Header B) field, a data (Data) field, an Automatic Gain Control (AGC) field, and a Training (TRN) field.
- L-STF Legacy Short Training Field
- L-CEF Legacy Channel Estimation Field
- L-Header Legacy Header
- EDMG Header A Enhanced Directional Multi-Gigabit Header A
- EDMG STF Enhanced Directional Multi-Gigabit Short Training Sequence Field
- EDMG CEF Enhanced Directional Multi-Gigabit Channel Estimation Field
- TRN
- SC-BLK Single Carrier Blocks
- the duration of the EDMG Header A is designed to be 2 BLK durations, while the duration of the EDMG STF is 4.5 or 5.5 BLK durations, ie the duration of 18 or 22 repeated Ga sequences.
- Ga represents a subsequence in the Golay code.
- the time margin required for such factors, the effective length of the EDMG STF generally requires only 10 or 14 Ga sequences.
- the Ga sequence may be replaced by another sequence in the Golay code, such as a Gb sequence, or the Ga sequence may be replaced by a frequency based on Orthogonal Frequency-Division Multiplexing (OFDM) modulation.
- OFDM Orthogonal Frequency-Division Multiplexing
- the embodiment of the invention discloses a coding and modulation method and a code modulation device of a physical layer protocol data unit, which is beneficial to avoid waste of time-frequency resources by the EDMG STF.
- a code modulation method for a physical layer protocol data unit comprising an enhanced directional multi-gigabit header EDMG Header A field, the method comprising: encoding a modulation device to encode an EDMG Header A field And modulation, the EDMG Header A field is encoded and modulated with M single carrier blocks, the M being the sum of 2 and X, which is a positive integer not equal to zero.
- the EDMG Header A field can be encoded and modulated to a length greater than two single carrier blocks, such that the duration of the modulated EDMG STF can be less than the existing 4.5 or 5.5 single carrier blocks.
- the EDMG Header A field can increase the length of the modulated EDMG Header A field by carrying more useful information (ie, grow from two single carrier blocks to more than two single carrier blocks), or can increase modulation by repeating coding.
- the length of the EDMG Header A field so that all single carrier blocks obtained after modulation carry at least two letters of the EDMG Header A field. The information improves the reliability of information transmission in the EDMG Header A field.
- the EDMG Header A field can be carried with more useful information, or the reliability of information transmission of the EDMG Header A field can be improved, and the redundant portion of the EDMG STF can also be reduced, thereby avoiding Waste of time-frequency resources.
- the physical layer protocol data unit further includes an enhanced directional multi-gigabit short training sequence field EDMG STF.
- the EDMG Header A field is located before the EDMG STF, and the code modulation device may also modulate the EDMG STF.
- the EDMG STF modulation has Y single carrier blocks or Z OFDM symbols, the sum of X and Y is greater than or equal to 4.5 single carrier blocks, or the total duration of X single carrier blocks and Z OFDM symbols is greater than or equal to 4.5 The duration of a single carrier block.
- the EDMG STF has at least 4.5 or 5.5 single carrier blocks after being modulated, but by implementing the embodiment, the EDMG STF may have a single carrier block of less than 4.5 or 5.5 after being modulated by the code modulation device. It can be seen that by implementing this embodiment it is possible to reduce the redundant portion of the EDMG STF.
- the EDMG STF has at least 4.5 or 5.5 OFDM symbols after being modulated.
- the EDMG STF may have an OFDM symbol of less than 4.5 or 5.5 after being modulated by the coded modulation device. Implementing this embodiment can reduce redundant portions of the EDMG STF.
- X is equal to 1, and the EDMG Header A field includes 128 information bits.
- the specific implementation manner of encoding the EDMG Header A field by the code modulation device may be: the code modulation device passes the 1/2 code rate.
- the low density parity check code LDPC encodes the EDMG Header A field.
- the EDMG Header A field is encoded by the 1/2 code rate low density parity check code LDPC, and 128 information bits of the EDMG Header A1 can be carried over a single carrier block.
- the EDMG Header A field is encoded by the low-density parity check code LDPC of 1/2 code rate three times, and then the encoded EDMG Header A field is mapped and modulated, and three pieces of information bits respectively carrying 128 information bits are obtained.
- Single carrier block Therefore, by implementing this embodiment, the EDMG Header A field can be encoded by the same coding method, thereby obtaining three single carrier blocks.
- the EDMG Header A field includes an EDMG Header A1 and an EDMG Header A2 field, and the EDMG Header A1 field includes 128 information bits or 64 information bits, and the code modulation device encodes and modulates the EDMG Header A field.
- the specific implementation manner may be: the code modulation device encodes and modulates the EDMG Header A1 field and the EDMG Header A2 field, and the EDMG Header A1 field is encoded and modulated to have two single carrier blocks, and the EDMG Header A2 field is encoded and modulated. There are X single carrier blocks.
- the EDMG Header A field is modulated to obtain at least three single carrier blocks, which is convenient for the EDMG Header A field to carry more useful information or improve the reliability of information transmission of the EDMG Header A field. It can also reduce the redundant part of the EDMG STF, thus avoiding the waste of time-frequency resources.
- X is equal to 2
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 128 information bits
- the code modulation device encodes and modulates the EDMG Header A1 field and the EDMG Header A2 field.
- the specific implementation manner may be that the code modulation device performs coding by using the same coding mode and the same modulation mode for the EDMG Header A1 field and the EDMG Header A2 field.
- the 128 information bits included in the EDMG Header A1 field may be the same as or may be different from the 128 information bits included in the EDMG Header A2 field.
- the EDMG Header A1 field includes 128 information bits and the 128 information bits included in the EDMG Header A2 field, that is, the EDMG Header A only includes 128 information bits, and the EDMG Header A1 field and the EDMG Header A2 field share the same. 128 information bits.
- the receiver can obtain higher demodulation and decoding performance for the EDMG Header A, and can be reduced.
- X is equal to 2
- the EDMG Header A1 field includes 64 information bits
- the EDMG Header A2 field includes 64 information bits different from the EDMG Header A1 field
- the code modulation device pairs the EDMG Header A1 field
- the specific implementation manner of encoding and modulating the EDMG Header A2 field may be: the code modulation device encodes and modulates the EDMG Header A1 field by the same coding mode as the traditional header L-Header field and the same modulation mode; the code modulation device passes The same encoding and phase as the traditional header L-Header field The same modulation scheme encodes and modulates the EDMG Header A2 field.
- the encoding and modulation of the EDMG Header A1 field and the EDMG Header A2 field by the same encoding method and the same modulation method as the L-Header field can increase the transmission reliability of the EDMG Header A1 field and the EDMG Header A2 field, and can be reduced.
- X is equal to 2
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 64 information bits.
- the specific implementation manner in which the code modulation device encodes and modulates the EDMG Header A2 field may be Therefore, the coded modulation device modulates the EDMG Header A2 field by the same coding mode as the conventional header L-Header field and the same modulation mode.
- the code modulation device performs coding on the EDMG Header A2 field by the same coding mode as the traditional header L-Header field and modulates the same modulation mode, which is advantageous for reducing the decoding of the entire EDMG Header A by the receiver. Complexity and improved reliability of EDMG Header A2 transmission.
- X is equal to 1
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 64 information bits.
- the code modulation device encodes and modulates the EDMG Header A1 field and the EDMG Header A2 field.
- the specific implementation manner may be that the code modulation device modulates the EDMG Header A1 field and the EDMG Header A2 field by the same coding mode and the same modulation mode.
- X is equal to 1
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 128 information bits
- the code modulation device modulates the EDMG Header A1 field and the EDMG Header A2 field.
- Embodiments may be: the code modulation device modulates the EDMG Header A1 field by a binary phase shift keying BPSK or BPSK deformation; the code modulation device performs QPSK or QPSK deformation by quadrature phase shift keying (eg, ⁇ /2-QPSK) Modulate the EDMG Header A2 field. Modulation of EDMG Header A2 using QPSK yields only one single carrier block carrying 128 information bits of EDMG Header A1.
- X is equal to 1, and the EDMG Header A1 field includes 128 Information bits, the EDMG Header A2 field includes 128 information bits.
- the coded modulation device can also modulate the EDMG Header A1 field by the first mapping method.
- the A1 field is mapped; accordingly, after the code modulation device encodes the EDMG Header A2 field, before the code modulation device modulates the EDMG Header A2 field, the encoded EDMG Header A2 field may also be mapped by the second mapping method. Obtaining X single carrier blocks, where the first mapping manner is different from the second mapping manner.
- the 128 information bits of the EDMG Header A2 field can be modulated into a single carrier block, and the EDMG Header A2 field is ensured to have the same encoding mode and the same modulation mode as the EDMG Header A1, which is advantageous for reducing reception.
- the decoding complexity of the entire EDMG Header A is advantageous for reducing reception.
- the information bits of the EDMG Header A1 include a payload bit and a cyclic redundancy check CRC bit
- the information bits of the EDMG Header A2 include a payload bit and a cyclic redundancy check CRC bit.
- the preceding field can be used to carry higher priority, high urgency, and high demodulation and decoding delay requirements.
- Physical layer signaling Assume that the EDMG Header A1 field and the EDMG Header A2 are EDMG Header AX in time, and the EDMG Header AY in time. The urgent information is included in the previous EDMG Header AX, and will not Urgent information is included in the back EDMG Header AY.
- the urgent information includes the transmission format information of the data field in the PPDU, and includes at least one of the following information: Aggregation mode, bandwidth, guard interval/recurrence prefix length (GI/CP Length), and beamforming ( Beamformed), Short/Long LDPC, Enhanced Directional Multi-Gigabit Modulation and Coding Strategy (EDMG-MCS), Physical Layer Service Data Unit Length (PSDU Length), Number of Spatial Streams (Number of SS), Space-time block coding (STBC Applied), primary channel number (Primary Channel Number), and open-loop precoding are applied.
- Aggregation mode bandwidth
- guard interval/recurrence prefix length GI/CP Length
- Beamformed Beamformed
- Short/Long LDPC Enhanced Directional Multi-Gigabit Modulation and Coding Strategy
- PSDU Length Physical Layer Service Data Unit Length
- Number of Spatial Streams Number of Spatial Streams
- STBC Applied Space-time block coding
- the non-emergency information includes information about the AGC and TRN fields in the PPDU: for example, training length, packet type, enhanced directed multi-gigabit training length, and partial information in the L-Header, such as the last received signal strength indicator RSSI. Since the EDMG Header AX uses an independent CRC for verification, these time-critical requests are made. It can be independently demodulated and decoded before the EDMG Header AY, which reduces the demodulation and decoding delay of these urgent physical layer signaling.
- the EDMG Header A field includes only one cyclic redundancy check CRC bit.
- the symbol of any single carrier block after EDMG Header A modulation is multiplied by r before inserting the guard interval GI, and r is equal to e j ⁇ , which belongs to a closed interval [0, 2 ⁇ Any value of ].
- a coded modulation device having the function of implementing the behavior of the coded modulation device in a possible implementation of the first aspect or the first aspect described above.
- This function can be implemented in hardware or in hardware by executing the corresponding software.
- the hardware or software includes one or more units corresponding to the functions described above.
- the unit can be software and/or hardware.
- a code modulation device comprising a processor, a memory, a bus system and one or more programs, the processor and the memory being connected by a bus system, wherein one or more programs are stored in In the memory, the one or more programs include instructions that, when executed by the code modulation device, cause the coded modulation device to perform the various possible method embodiments of the first aspect and the first aspect described above.
- the implementation of the code modulation device can be referred to the implementation of the method, and the method is repeated. I won't go into details here.
- a computer readable storage medium storing one or more programs, the one or more programs comprising instructions for causing the coded modulation device to perform the method of the first aspect or first when executed by the coded modulation device Possible implementation of the aspect.
- a method for demodulating and decoding a physical layer protocol data unit may include: demodulating and decoding the device to demodulate and decode an EDMG Header A field of a physical layer protocol data unit, the EDMG The Header A field has M single-carrier blocks before demodulation and decoding, and M is the sum of 2 and X, which is a positive integer not equal to zero. That is to say, the demodulation and decoding device can be first In the aspect, the single carrier block of the EDMG Header A field generated by the coding modulation device is demodulated and decoded.
- the demodulation and decoding apparatus can demodulate and decode the EDMG Header A field having M single carrier blocks, and therefore, the code modulation device can
- the EDMG Header A field is encoded and modulated to a length greater than two single carrier blocks, such that the length of the modulated EDMG STF can be less than the existing 4.5 or 5.5 single carrier blocks.
- the EDMG Header A field can increase the length of the modulated EDMG Header A field by carrying more useful information (ie, grow from two single carrier blocks to more than two single carrier blocks), or can increase modulation by repeating coding.
- the length of the EDMG Header A field is such that all the single carrier blocks obtained after the modulation carry at least two pieces of information of the EDMG Header A field, which improves the reliability of information transmission in the EDMG Header A field.
- the code modulation device can encode and modulate the EDMG Header A field to a length greater than two single carrier blocks, so that EDMG can be obtained.
- the Header A field carries more useful information, or can improve the reliability of information transmission of the EDMG Header A field, and can also reduce the redundant part of the EDMG STF, thereby avoiding waste of time-frequency resources.
- the physical layer protocol data unit further includes an EDMG STF, where the EDMG Header A field is located before the EDMG STF, and the demodulation and decoding device can also demodulate the EDMG STF.
- the EDMG STF has Y single-carrier blocks before demodulation, and the sum of X and Y is greater than or equal to 4.5 single-carrier blocks, or the EDMG STF has Z OFDM symbols before demodulation, and the total duration of the Z OFDM symbols is greater than Or equal to the duration of 4.5 single carrier blocks. That is to say, the demodulation decoding apparatus can demodulate and decode the single carrier block of the EDMG STF generated by the coding and modulation apparatus in the first aspect.
- the EDMG STF has at least 4.5 or 5.5 single carrier blocks after modulation, however by implementing this embodiment, the demodulation decoding device can have single carrier blocks with Y (Y less than 4.5 or 5.5).
- the EDMG STF demodulation, and in turn the coded modulation device modulates the EDMG STF to the length of the Y single carrier blocks. It can be seen that by implementing this embodiment, it is advantageous to reduce the redundant portion of the EDMG STF.
- the EDMG STF has at least 4.5 or 5.5 after modulation. OFDM symbol, however, by implementing this embodiment, the demodulation decoding apparatus can demodulate the EDMG STF having Z (Z less than 4.5 or 5.5) single carrier blocks, and the code modulation device can then modulate the EDMG STF into an OFDM symbol. Length, it can be seen that by implementing this embodiment, it is advantageous to reduce the redundant portion of the EDMG STF.
- a demodulation decoding apparatus having a function of implementing the behavior of a demodulation decoding device in a possible implementation manner of the fifth aspect or the fifth aspect.
- This function can be implemented in hardware or in hardware by executing the corresponding software.
- the hardware or software includes one or more units corresponding to the functions described above.
- the unit can be software and/or hardware.
- a demodulation decoding apparatus comprising a processor, a memory, a bus system, and one or more programs, wherein the processor and the memory are connected by a bus system, wherein one or more
- the program is stored in a memory, and the one or more programs include instructions that, when executed by the demodulation decoding device, cause the demodulation decoding device to perform the various possible method embodiments of the fifth and fifth aspects described above.
- the implementation and the beneficial effects of the demodulation and decoding device to solve the problem reference may be made to the implementation manners and the beneficial effects of the foregoing possible methods of the fifth and fifth aspects, and therefore, the implementation of the demodulation and decoding device can be referred to the method. Implementation, repetition will not be repeated.
- a computer readable storage medium storing one or more programs, the one or more programs comprising instructions for causing a demodulation decoding device to perform the fifth aspect when executed by a demodulation decoding device
- FIG. 1 is a schematic diagram of a format of a PPDU in an 802.11ay standard draft according to an embodiment of the present invention
- FIG. 2 is a schematic diagram of a coding and modulation process of a conventional L-Header according to an embodiment of the present invention
- FIG. 3 is a schematic diagram of a coding and modulation process of a conventional EDMG Header A according to an embodiment of the present invention
- FIG. 4 is a schematic diagram of a format of a conventional EDMG STF according to an embodiment of the present invention.
- FIG. 5 is a schematic diagram of a possible system architecture provided by an embodiment of the present invention.
- FIG. 6 is a schematic diagram of a format of a PPDU according to an embodiment of the present disclosure.
- FIG. 7 to FIG. 15 are schematic diagrams showing a code modulation process of an EDMG Header A according to an embodiment of the present invention.
- 16 is a schematic structural diagram of a code modulation device according to an embodiment of the present invention.
- FIG. 17 is a schematic structural diagram of a demodulation and decoding device according to an embodiment of the present invention.
- FIG. 2 is a coded modulation process of a conventional L-Header.
- the existing L-Header has 48 Payload bits.
- the 48 payload bits of the L-Header are scrambled to obtain the scrambled 48 payload bits.
- the scrambled 48 payload bits plus 16 cyclic redundancy check CRC bits (i.e., CRC check sequences) form the entire information bits of the L-Header.
- CRC check sequences 16 cyclic redundancy check sequences
- the present invention also refers to coding, mapping, modulation, symbol blocking, and guard interval insertion, etc., as a coded modulation strategy.
- the low density parity check code LDPC can be used for encoding
- the binary phase shift keying BPSK is used for modulation.
- the 64 information bits of the L-Header are repeatedly coded, and finally two single-carrier blocks are generated, that is, one 64 bits of information bits for the L-Header are entered.
- the single carrier block generated after modulation corresponds to Part A
- the other 64 bits of L-Header are encoded, mapped and modulated
- the single carrier block generated after modulation corresponds to Part B.
- Part A and Part B carry the same information bits. Repeat coding will achieve a 3dB coding gain, making the L-Header transmission more robust (ie, improving transmission reliability).
- FIG. 3 is a code modulation process of the existing EDMG Header A.
- the existing EDMG Header A has 112 payload bits.
- the 112 payload bits are scrambled to obtain the scrambled 112 payload bits.
- the scrambled 112 payload bits plus 16 cyclic redundancy check CRC bits form the entire information bits of the EDMG Header A.
- FIG. 3 after all the information bits of the EDMG Header A are obtained, all the information bits of the EDMG Header A are encoded, mapped and modulated, and finally the symbol block and GI insertion are performed. It is worth mentioning that, as can be seen from Fig.
- the low density parity check code LDPC can be used for encoding, and the binary phase shift keying BPSK is used for modulation.
- the 128 information bits of the EDMG Header A are split into two 64-bit parts, and the same coding, mapping, and modulation methods are respectively applied to the two 64-bit parts, and coding is performed. Mapping, modulation, symbol block and guard interval insertion, and finally two different single carrier blocks are obtained, that is, one single carrier block corresponds to Part A in FIG. 3, and the other single carrier block corresponds to Part B in FIG. It can be seen that the existing code modulation process for EDMG Header A does not repeatedly encode EDMG Header A. Therefore, the existing EDMG Header A has low transmission reliability.
- the decoded bandwidth information is re-adjusted by the EDMG-STF field, and approximately 6.5-7.5 single carrier blocks are required.
- This is determined by the receiver's pipeline structure design, which includes all physical layer processing delays: for example, Fast Fourier Transform (FFT), Equalization, and Inverse Fast Fu. Inverse FFT (IFFT), demapping and LDPC decoding; delays caused by other aspects may also include: copy/move, cache, schedule, and so on.
- FFT Fast Fourier Transform
- IFFT Inverse Fast Fu.
- demapping and LDPC decoding delays caused by other aspects may also include: copy/move, cache, schedule, and so on.
- the accurate AGC setting must be adopted due to the change of the channel bandwidth (BW) before receiving the EDMG-CEF, a total of 6.5- is required from the time when the single carrier block of the L-Header is received to the start of receiving the EDMG-CEF.
- 7.5 single-carrier block lengths so EDMG Header
- the total duration of A and EDMG STF is limited to the length of time from 6.5 to 7.5 single carrier blocks.
- the length of the EDMG Header A is the length of two single-carrier blocks. Therefore, it can be concluded that the length of time reserved for the EDMG STF is 4.5 or 5.5 single-carrier block lengths, that is, the length of 18 or 22 Ga sequences.
- BW is 1, it can be expressed as Ga128, when BW is 2, it can be expressed as Ga256, when BW is 3, it can be expressed as Ga384, and so on.
- the existing EDMG STF format includes a total of N+1 Ga sequences, specifically including N repeated Ga sequences, followed by an inverted Ga sequence (ie, the -Ga sequence in FIG. 4).
- the total length of the EDMG-STF and the EDMG-CEF is required to be an integer multiple of the single carrier block, and since the length of the EDMG-CEF is determined to be 2.25 single carrier blocks, Therefore, the length of EDMG-STF should be taken as (Z + 0.75) single carrier blocks, where Z is a positive integer.
- the value range of N is 6, 10, 14, 18, 22, 26, 30, ....
- the EDMG STF actually contains a total of N+1 Ga, the prior art generally uses N to indicate the length of the EDMG STF for simplicity of representation.
- the above Ga can also be replaced by other forms of sequences in the Golay code, such as Gb sequences, or with a certain sequence of frequency domains of OFDM modulation.
- the EDMG STF only needs 4-8 Ga sequences in length to complete the re-adjustment and set the AGC, even if the EDMG STF is used for further time-frequency synchronization, phase tracking, and receiver bandwidth switching.
- the time margin required for factors such as time, the effective length of EDMG STF generally only requires 10-14 Ga sequences. Therefore, the existing EDMG STF field is designed to be too long, and the redundant EDMG STF is only used to wait for demodulation and decoding of the L-Header, resulting in waste of time and bandwidth resources.
- the embodiment of the present invention provides a coding and modulation method and a code modulation device of a physical layer protocol data unit, which is beneficial to avoid waste of time-frequency resources by the EDMG STF.
- the method and the coded modulation are based on the same inventive concept. Since the principles of the method and the coded modulation solve the problem are similar, the implementation of the coded modulation and the method can be referred to each other, and the repetition will not be repeated.
- FIG. 5 is a system architecture that may be applied in an embodiment of the present invention.
- the system architecture is a communication system with an analog beamforming training process in the millimeter wave band.
- the system architecture may include a station (STA) and an access point (AP) or a personal basic service set control point (PCP) network element.
- STA station
- AP access point
- PCP personal basic service set control point
- the number of STAs may be greater than three, or less than three, and the number of APs or PCPs may be greater than one, which is not limited in the embodiment of the present invention.
- a schematic diagram of a system architecture illustrated in FIG. 5 is exemplified, and no limitation is imposed on this.
- the code modulation device according to the present invention is a wireless communication transceiver device, and may be, for example, the STA in FIG.
- the code layer modulation method of the physical layer protocol data unit (PPDU) disclosed in the embodiment of the present invention includes a part 601.
- the coded modulation device encodes and modulates the EDMG Header A field of the PPDU.
- the PPDU may include a field as shown in FIG. 6.
- the EDMG Header A field is a field between the L-Header and the EDMG-STF.
- the EDMG Header A field is encoded and modulated by the coded modulation device and has M single carrier blocks, which is the sum of 2 and X.
- the X is a positive integer not equal to zero, for example, the X may be 1, 2 or 3, and the like. That is to say, the EDMG Header A field has at least 3 single carrier blocks after being encoded and modulated by the coded modulation device.
- the code modulation device encodes the EDMG Header A field
- the coded EDMG Header A field needs to be mapped, and the code modulation device is encoded. Then, the mapped EDMG Header A field is modulated, and finally, the modulated EDMG Header A field is subjected to symbol block and guard interval GI insertion.
- the total length of the modulated EDMG Header A field and the EDMG STF is required to be not less than 6.5 or 7.5 single carrier blocks, and the length of the existing modulated EDMG Header A field is 2 single carriers. Block, therefore, the modulated EDMG STF has a duration of at least 4.5 or 5.5 Single carrier block. As shown in FIG. 6, after implementing the embodiment of the present invention, when the length of the modulated EDMG Header A field is greater than the length of two single carrier blocks, the duration of the modulated EDMG STF may be less than the existing 4.5 or 5.5. Single carrier block.
- the EDMG Header A field can increase the length of the modulated EDMG Header A field by carrying more useful information (ie, grow from two single carrier blocks to more than two single carrier blocks), or can be repeated by coding.
- the length of the modulated EDMG Header A field is increased, so that all the single carrier blocks obtained after the modulation carry at least two pieces of information of the EDMG Header A field, which improves the reliability of information transmission in the EDMG Header A field. Therefore, by implementing the code modulation method of the physical layer protocol data unit provided by the embodiment of the present invention, by increasing the length of the modulated EDMG Header A field, the EDMG Header A field can carry more useful information, or the EDMG Header can be improved.
- the reliability of information transmission in the A field can also reduce the redundant portion of the EDMG STF, thereby avoiding waste of time-frequency resources.
- the coded modulation device can modulate the EDMG STF in addition to the 601 portion.
- the EDMG STF is modulated by the coded modulation device and has Y single carrier blocks, and the sum of X and Y is greater than or equal to 4.5 single carrier blocks.
- the sum of X and Y can be equal to 4.5 or 5.5 single carrier blocks.
- the EDMG STF has at least 4.5 or 5.5 single carrier blocks after being modulated, but by implementing the embodiment, the EDMG STF may have a single carrier block of less than 4.5 or 5.5 after being modulated by the code modulation device. It can be seen that this embodiment can reduce the redundant portion of the EDMG STF.
- the EDMG STF is modulated by the coded modulation device and has Z OFDM symbols, and the total duration of the X single carrier blocks and the Z OFDM symbols is greater than or equal to the duration of 4.5 single carrier blocks.
- the total duration of the X single carrier blocks and the Z OFDM symbols is equal to the duration of 4.5 or 5.5 single carrier blocks.
- the EDMG STF has at least 4.5 or 5.5 OFDM symbols after being modulated.
- the EDMG STF may have an OFDM symbol of less than 4.5 or 5.5 after being modulated by the coded modulation device.
- Embodiments can reduce redundant portions of the EDMG STF.
- the code modulation device encodes the EDMG Header A field of the PPDU.
- a specific implementation may be part 601a.
- the code modulation device encodes the EDMG Header A field by a 1/2 code rate low density parity check code LDPC.
- the code modulation device encodes the EDMG Header A field with a low-density parity check code LDPC of 1/2 code rate for the EDMG Header A field, performs mapping after the encoding is completed, performs modulation after the mapping ends, and then performs modulation.
- the modulated EDMG Header A field performs symbol block and guard interval GI insertion. The above steps are performed 3 times, and finally 3 single carrier blocks are obtained.
- An exclusive OR (XOR) operation is performed with a pseudo-random (PN) sequence generated by the LFSR for data field scrambling, wherein the LFSR is initialized by an all-one vector.
- the obtained 1344 (448 ⁇ 3) bits are modulated using BPSK or -BPSK, and then three BLKs are formed for transmission.
- PartA and Part B adopt different mapping operations
- Part A and Part C adopt the same code modulation strategy, but Part C can utilize multiplication by (-1), phase shift, and cyclic shift.
- the EDMG Header A field is encoded by the 1/2 code rate low density parity check code LDPC, and 128 information bits of the EDMG Header A1 can be carried over a single carrier block.
- the EDMG Header A field is encoded by the low-density parity check code LDPC of 1/2 code rate three times, and then the encoded EDMG Header A field is mapped and modulated, and three pieces of information bits respectively carrying 128 information bits are obtained.
- Single carrier block ie, Part A, Part B, and Part C in Figure 7 It carries 128 information bits and carries the same information). Therefore, by implementing this embodiment, the EDMG Header A field can be encoded by the same coding method, thereby obtaining three single carrier blocks.
- the receiver can obtain higher demodulation and decoding performance for the EDMG Header A, and can reduce the decoding complexity of the receiver for the entire EDMG Header A.
- the EDMG Header A field includes an EDMG Header A1 and an EDMG Header A2 field
- the EDMG Header A1 field may include 128 information bits or 64 information bits
- the 601 part may be a 601b part.
- the code modulation device encodes and modulates the EDMG Header A1 field and the EDMG Header A2 field.
- the EDMG Header A1 field is encoded and modulated with two single carrier blocks.
- the EDMG Header A2 field is encoded and modulated with X singles. Carrier block.
- the EDMG Header A field is modulated to obtain at least three single carrier blocks, which is convenient for the EDMG Header A field to carry more useful information or improve the reliability of information transmission of the EDMG Header A field. It can also reduce the redundant part of the EDMG STF, thus avoiding the waste of time-frequency resources.
- the specific implementation of the 601b portion may be: code modulation device pair EDMG Header
- the A1 field and the EDMG Header A2 field are coded in the same coding mode and modulated in the same modulation mode.
- the 128 information bits included in the EDMG Header A1 field may be the same as or may be different from the 128 information bits included in the EDMG Header A2 field.
- the EDMG Header A1 field includes 128 information bits and the 128 information bits included in the EDMG Header A2 field, that is, the EDMG Header A only includes 128 information bits, and the EDMG Header A1 field and the EDMG Header A2 field share the same. 128 information bits.
- the code modulation device pairs the EDMG Header A1 field and the EDMG Header A2.
- the fields are encoded by the same coding method and modulated by the same modulation method. The specific process can be as shown in FIG. 8.
- the code modulation device encodes and modulates the EDMG Header A1 field.
- the code modulation device may split the 128 information bits of the EDMG Header A1 into two 64-bit parts, and then use the same coding (LDPC coding), mapping, and modulation (BPSK modulation) for the two 64-bit parts, respectively. Coding, mapping and modulation are performed, and finally two different single carrier blocks are obtained, that is, one single carrier block corresponds to Part A1 in FIG. 8, and the other single carrier block corresponds to Part B1 in FIG.
- the code modulation device Since the code modulation device encodes the EDMG Header A1 field and the EDMG Header A2 field in the same coding mode and the same modulation mode. Therefore, as shown in FIG. 8, the code modulation device encodes and modulates the EDMG Header A2 field in such a manner that the code modulation device splits the 128 information bits of the EDMG Header A2 field into two 64-bit portions, and then respectively The two 64-bit parts are coded, mapped, and modulated using the same coding (LDPC coding), mapping, and modulation (BPSK modulation), and finally two different single-carrier blocks are obtained, that is, one single-carrier block corresponds to the one in FIG. Part A2, another single carrier block corresponds to Part B2 in FIG.
- LDPC coding coding
- BPSK modulation BPSK modulation
- the EDMG Header A1 and EDMG Header A2 fields can be modulated separately without BPSK modulation, but with some deformation based on BPSK, for example, using ⁇ /2-BPSK for the EDMG Header A2 field.
- the two 64-bit portions are separately modulated, wherein ⁇ /2-BPSK is the modulation scheme defined in the 802.11 standard.
- the EDMG Header A is repeatedly coded to obtain four single carrier blocks, and the two single carrier blocks corresponding to the EDMG Header A1 carry the same information as the two single carrier blocks corresponding to the EDMG Header A2. Therefore, the reliability of information transmission of the EDMG Header A can be improved.
- the receiver By encoding the EDMG Header A1 field and the EDMG Header A2 field in the same coding mode and modulating the same modulation mode, the receiver can obtain higher demodulation and decoding performance for the EDMG Header A, and Reduce the decoding complexity of the receiver for the entire EDMG Header A.
- each of the single carrier blocks formed after the modulation has a payload portion other than the GI (for example, FIG. 8Part A1, Part B1, Part A2, and Part B2),
- GI for example, FIG. 8Part A1, Part B1, Part A2, and Part B2
- One or more transform methods of the transform method such that the repeated encoding employed further achieves a diversity gain in the time or frequency domain.
- any single carrier block after Header A modulation are multiplied by r before the guard interval GI is inserted, where r is equal to e j ⁇ and ⁇ is an arbitrary value located in the closed interval [0, 2 ⁇ ].
- a conversion method such as multiplication by (-1), phase rotation, cyclic shift, or the like may be used.
- a conversion method such as multiplication by (-1), phase rotation, cyclic shift, or the like may be used.
- the repetition coding obtain the diversity gain in the time domain or the frequency domain.
- it may become Part A1, Part B1, (-1) ⁇ Part A2, (-1) ⁇ Part B2.
- the DMG Header A1 field includes 128 information bits that are different from the 128 information bits included in the EDMG Header A2 field
- the code modulation device pairs the EDMG Header A1 field and the EDMG Header.
- the A2 field is coded by the same coding mode and modulated by the same modulation mode. The specific process can be as shown in FIG.
- the principle that the code modulation device encodes and modulates the EDMG Header A1 field is the same as the principle that the code modulation device encodes and modulates the EDMG Header A1 field in FIG. 8, and the code modulation device encodes the EDMG Header A2 field.
- the principle of modulation and modulation is the same as that of the code modulation device of FIG. 8 for encoding and modulating the EDMG Header A2 field, and details are not described herein.
- the receiver can obtain higher demodulation and decoding performance for the EDMG Header A, which can be reduced.
- the redundancy check CRC bits, the information bits of the EDMG Header A2 field may also include payload bits and CRC bits, as shown in FIG.
- the preceding field can be used to carry higher priority, high urgency, and demodulation and decoding delay requirements.
- High physical layer signaling Assume that the EDMG Header A1 field and the EDMG Header A2 are EDMG Header AX in time, and the EDMG Header AY in time. The urgent information is included in the previous EDMG Header AX, and will not Urgent information is included in the back EDMG Header AY.
- Urgent information including PPDU includes at least one of the following information: Aggregation mode, bandwidth, guard interval/recurrence prefix length (GI/CP Length), beamforming (Beamformed), short/ Long LDPC (Short/Long LDPC), enhanced directed multi-gigabit modulation coding strategy (EDMG-MCS), physical layer service data unit length (PSDU Length), number of spatial streams (Number of SS), space-time grouping applied Code (STBC Applied), Primary Channel Number, Open Loop Precoding.
- GI/CP Length guard interval/recurrence prefix length
- Beamformed beamforming
- Short/Long LDPC Short/Long LDPC
- EDMG-MCS enhanced directed multi-gigabit modulation coding strategy
- PSDU Length physical layer service data unit length
- number of spatial streams Number of spatial streams
- STBC Applied space-time grouping applied Code
- the non-emergency information includes information about the AGC and TRN fields in the PPDU: for example, training length, packet type, enhanced directed multi-gigabit training length, and partial information in the L-Header, such as the last received signal strength indicator RSSI. Since the EDMG Header AX uses an independent CRC for verification, these time-critical signaling can be independently demodulated and decoded prior to the EDMG Header AY, reducing the demodulation and decoding of these urgent physical layer signaling. Delay.
- the EDMG Header A may include only one CRC bit, such as Figure 10 shows.
- the specific implementation of the 601b portion may be
- the code modulation device encodes and modulates the EDMG Header A1 field by the same coding mode as the traditional header L-Header field and the same modulation mode; the code modulation device adopts the same coding mode as the traditional header L-Header field and The same modulation scheme encodes and modulates the EDMG Header A2 field.
- the code modulation process can be as shown in FIG.
- the code modulation device encodes and modulates the EDMG Header A1 field by the same coding mode and the same modulation mode as the conventional header L-Header field, specifically: 64 coding and modulation devices for the EDMG Header A1 field.
- the information bits are repeatedly coded, and finally two single-carrier blocks are generated, that is, the 64 information bits of the EDMG Header A1 are encoded, mapped and modulated at one time, the single-carrier block generated after the modulation corresponds to Part A1, and the other is to the EDMG Header A1.
- 64 information bits are encoded, mapped and modulated, and the single carrier block generated after modulation corresponds to Part B1.
- the code modulation device encodes and modulates the EDMG Header A2 field by the same coding mode and the same modulation mode as the traditional header L-Header field, specifically: code modulation device
- the 64 information bits of the EDMG Header A2 field are repeatedly coded, and finally two single carrier blocks are generated, that is, 64 information bits of the EDMG Header A2 are encoded, mapped and modulated at one time, and the single carrier block generated after the modulation corresponds to Part A2.
- Another time 64 information bits of EDMG Header A2 are encoded, mapped and modulated, and the single carrier block generated after modulation corresponds to Part B2.
- the encoding and modulation of the EDMG Header A1 field and the EDMG Header A2 field by the same encoding method and the same modulation method as the L-Header field can increase the transmission reliability of the EDMG Header A1 field and the EDMG Header A2 field, and can enable reception.
- the machine achieves higher demodulation and decoding performance for the EDMG Header A, which reduces the decoding complexity of the receiver for the entire EDMG Header A.
- the EDMG Header A1 field includes 64 information bits
- the EDMG Header A2 field includes 64 information bits different from the EDMG Header A1 field
- the EDMG Header A may include only one.
- the CRC bit is shown in Figure 11.
- the EDMG Header A1 field and the EDMG Header A2 field may each include a CRC bit.
- the urgently required signaling can be placed in the preceding fields in the EDMG Header A1 field and the EDMG Header A2 field, which facilitates demodulation and decoding of time-critical signaling priorities, reducing these urgent physical layers. Demodulation and decoding delay of signaling.
- the code modulation device encodes the EDMG Header A2 field.
- the modulation and modulation may include the code modulation device modulating the EDMG Header A2 field by encoding in the same encoding as the legacy header L-Header field and the same modulation scheme.
- the code modulation process can be as shown in FIG.
- the modulation coding mode of the EDMG Header A1 is the same as that of the existing EDMG Header A, that is, the 128 information bits of the EDMG Header A1 are split into two 64-bit parts, and then two 64-bit parts.
- the bit part adopts the same coding, mapping and modulation method to perform coding, mapping and modulation, and finally obtains two different single carrier blocks, that is, one single carrier block corresponds to Part A1 in FIG. 12, and the other single carrier block corresponds to FIG. Part B1.
- the code modulation device modulates the EDMG Header A2 field by the same coding method as the conventional header L-Header field and the same modulation mode, that is, The 64 information bits of EDMG Header A2 are repeatedly coded, and finally two single carrier blocks are generated, that is, 64 information bits of EDMG Header A2 are encoded, mapped and modulated at one time, and the single carrier block generated after modulation corresponds to Part A2. Another time, 64 information bits of EDMG Header A2 are encoded, mapped and modulated, and the single carrier block generated after modulation corresponds to Part B2. Part A2 and Part B2 carry the same information bits. Repeat coding will achieve a 3dB coding gain, making the transmission of EDMG Header A2 more robust (ie reliability).
- the code modulation device performs coding on the EDMG Header A2 field by the same coding mode as the traditional header L-Header field and modulates the same modulation mode, which is advantageous for reducing the decoding of the entire EDMG Header A by the receiver. Complexity and improved reliability of EDMG Header A2 transmission.
- the EDMG Header A1 field and the EDMG Header A2 field may each include a CRC bit as shown in FIG. 12; alternatively, the EDMG Header A may include only one CRC bit.
- the specific implementation of the 601b portion may include: coding and modulation device pair EDMG Header
- the A1 field and the EDMG Header A2 field are encoded by the same coding method and modulated by the same modulation scheme.
- the code modulation process can be as shown in FIG.
- the modulation coding mode of the EDMG Header A1 is the same as that of the existing EDMG Header A, that is, the 128 information bits of the EDMG Header A1 are split into two 64-bit parts, and then two 64-bit parts.
- the bit part adopts the same coding mode (ie LDPC coding), mapping mode and modulation mode (ie ⁇ /2-BPSK modulation), performs coding, mapping and modulation, and finally obtains two different single carrier blocks, ie one single carrier block.
- another single carrier block corresponds to Part B1 in FIG.
- the code modulation device also encodes, maps, and modulates the EDMG Header A2 field using the same coding scheme (ie, LDPC coding), mapping method, and modulation scheme (ie, ⁇ /2-BPSK modulation) as the EDMG Header A1.
- coding scheme ie, LDPC coding
- mapping method ie, mapping method
- modulation scheme ie, ⁇ /2-BPSK modulation
- the EDMG Header A1 field and the EDMG Header A2 field may each include a CRC bit, as shown in FIG. 13, so that emergency signaling is placed in the EDMG Header A1 field and the EDMG Header A2 field.
- the preceding field facilitates demodulation and decoding of the time-critical signaling priority, and reduces the demodulation and decoding delay of these urgent physical layer signaling.
- EDMG Header A may include only one CRC bit.
- the specific implementation of the 601b portion may include: the code modulation device passes the binary phase
- the EDMG Header A1 field is modulated by a shift keyed BPSK or BPSK variant (eg ⁇ /2-BPSK); the code modulation device modulates the EDMG Header A2 field by quadrature phase shift keying QPSK or QPSK deformation.
- the code modulation process can be as shown in FIG.
- the code modulation device uses the same LDPC coding and mapping as the EDMG Header A1 field for the EDMG Header A2 field.
- the code modulation device modulates the EDMG Header A1 field by BPSK or BPSK deformation, and two single carrier blocks obtained after modulation, one corresponding to Part A1 and the other corresponding to Part B1.
- the code modulation device modulates the EDMG Header A2 field by binary phase shift keying QPSK or QPSK deformation to obtain 1 single carrier block, which corresponds to Part A2. Modulation of EDMG Header A2 using QPSK yields only one single carrier block carrying 128 information bits of EDMG Header A1.
- the EDMG Header A2 field includes 128 information bits that may be the same or different than the 128 information bits included in the EDMG Header A1 field.
- the EDMG Header A1 field includes 128 information bits and the 128 information bits included in the EDMG Header A2 field, that is, the EDMG Header A only includes 128 information bits, and the EDMG Header A1 field and the EDMG Header A2 field share the same. 128 information bits.
- FIG. 14 exemplifies a case where 128 information bits included in the EDMG Header A1 field are the same as 128 information bits included in the EDMG Header A2 field.
- the EDMG Header A2 field when the EDMG Header A2 field includes 128 information bits that are different from the EDMG Header A1 field, the EDMG Header A may include only one CRC bit, or the EDMG Header A1 field and the EDMG Header A2 field may respectively include one CRC bit.
- the EDMG Header A1 field and the EDMG Header A2 field respectively include a CRC bit, which places the urgently required signaling in the EDMG Header A1 field and the EDMG Header A2 field.
- the field facilitates demodulation and decoding of the time-critical signaling, and reduces the demodulation and decoding delay of these urgent physical layer signaling.
- the code modulation device when X is equal to 1, the EDMG Header A1 field includes 128 information bits, and the EDMG Header A2 field includes 128 information bits, in the 601b portion, the code modulation device encodes the EDMG Header A1 field. Then, before the EDMG Header A1 field is modulated, the code modulation device may also map the encoded EDMG Header A1 field by the first mapping manner. Correspondingly, in the 601b part, after the code modulation device encodes the EDMG Header A2 field, before the EDMG Header A2 field is modulated, the code modulation device may also map the encoded EDMG Header A2 field by using the second mapping manner. To obtain X single carrier blocks, the first mapping manner is different from the second mapping manner. Specifically, the code modulation process can be as shown in FIG.
- the EDMG Header A2 uses exactly the same encoding and the same modulation as the EDMG Header A1, but uses different mapping methods.
- the mapping method adopted by the EDMG Header A1 is referred to as a first mapping mode
- the mapping method adopted by the EDMG Header A2 is referred to as a second mapping mode.
- PN linear feedback shift register
- the 128 information bits of the EDMG Header A2 field can be modulated into a single carrier block, and the EDMG Header A2 field is ensured to have the same encoding mode and the same modulation mode as the EDMG Header A1, which is advantageous for reducing reception.
- the decoding complexity of the entire EDMG Header A is advantageous for reducing reception.
- the EDMG Header A2 field includes 128 information bits that may be the same or different than the 128 information bits included in the EDMG Header A1 field.
- FIG. 15 exemplifies a case where 128 information bits included in the EDMG Header A1 field are the same as 128 information bits included in the EDMG Header A2 field.
- the EDMG Header A2 field when the EDMG Header A2 field includes 128 information bits that are different from the EDMG Header A1 field, the EDMG Header A may include only one CRC bit, or the EDMG Header A1 field and the EDMG Header A2 field may respectively include one CRC bit.
- the EDMG Header A field is extended to 3 or 4 single carrier blocks by adopting a method similar to the repetition coding/repetition modulation, which increases the transmission reliability of the EDMG Header A field, so that EDMG Header A
- the coding and modulation scheme used is much more robust than the lowest order modulation method MCS1 that the data field may use. Further, this may be such that in 802.11ay, if the CRC check of the L-Header fails, and the L-CE field is measured, the reported signal-to-noise ratio SNR/error vector magnitude EVM is sufficient to demodulate the L-Header and the EDMG Header. At A, we may still be able to demodulate the EDMG Header A.
- the Clear Channel Assessment can be maintained high by the length information of the PPDU in the EDMG Header A, that is, according to the length information of the PPDU.
- Set the network allocation vector NAV Properly setting the network allocation vector NAV can avoid transmission collisions between different STAs.
- EDMG Header A also contains a number of important transport format information. The successful demodulation of EDMG Header A can bring many benefits. For example, even if the data field of the PPDU cannot be successfully demodulated, it can also be carried by EDMG Header A.
- the indication information related to the TRN field of the beamforming training sequence is used to continue the beamforming training using the TRN field.
- the receiving STA of the PPDU may estimate the RSSI according to the previous received signal strength carried in the EDMG Header A, and estimate a more accurate MCS for the next PPDU.
- the embodiment of the present invention may divide the functional unit of the code modulation device according to the foregoing method example.
- each functional unit may be divided according to each function, or two or more of the functional units may be divided.
- the functions are integrated in one unit.
- the above integrated unit can be implemented in the form of hardware or in the form of a software functional unit. It should be noted that the division of the unit in the embodiment of the present invention is schematic, and is only a logical function division, and the actual implementation may have another division manner.
- An embodiment of the present invention provides a code modulation device, where the code modulation device includes a processing module, and the processing module is configured to encode and modulate an enhanced directional multi-gigabit header EDMG Header A field included in a physical layer protocol data unit.
- the EDMG Header A field is encoded and modulated with M single carrier blocks, the M being the sum of 2 and X, which is a positive integer not equal to zero.
- the processing module is used to perform the method in part 601 of the method embodiment of the present invention.
- the processing module reference may be made to the description of the method part 601 of the present invention, and details are not described herein again.
- the processing module may further perform other processes in the method embodiment of the present invention.
- the processing module is further configured to modulate an EDMG STF, where the EDMG STF modulation has Y single carrier blocks or Z OFDM symbols, the sum of X and Y is greater than or equal to 4.5 single carrier blocks, or the total duration of the X single carrier blocks and Z OFDM symbols is greater than or equal to the duration of 4.5 single carrier blocks.
- the processing module may also perform a specific implementation of part 601 in the method embodiment of the present invention, for example, X is equal to 1, the EDMG Header A field includes 128 information bits, and the processing module is EDMG Header.
- the manner in which the A field is encoded may be specifically: the processing module encodes the EDMG Header A field by using a 1/2 code rate low density parity check code LDPC.
- the EDMG Header A field includes an EDMG Header A1 and an EDMG Header A2 field
- the EDMG Header A1 field includes 128 information bits or 64 information bits.
- the processing module is specifically configured to: perform an EDMG Header A1 field and an EDMG Header A2 field. Encoding and Modulation, the EDMG Header A1 field is encoded and modulated with two single-carrier blocks, and the EDMG Header A2 field is encoded and modulated with X single-carrier blocks.
- X is equal to 2
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 128 information bits.
- the processing module is specifically configured to: use the same coding mode for the EDMG Header A1 field and the EDMG Header A2 field. The coding and the same modulation method are used for modulation.
- X is equal to 2
- the EDMG Header A1 field includes 64 information bits
- EDMG Header The A2 field includes 64 information bits that are different from the EDMG Header A1 field
- the processing module is specifically configured to: encode and modulate the EDMG Header A1 field by the same coding mode as the traditional header L-Header field and the same modulation mode.
- the EDMG Header A2 field is encoded and modulated by the same encoding as the traditional header L-Header field and the same modulation scheme.
- X is equal to 2
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 64 information bits.
- the processing module encodes and modulates the EDMG Header A2 field by specifically: passing the EDMG Header A2 field.
- the same encoding method as the conventional header L-Header field is encoded and modulated in the same modulation scheme.
- X is equal to 1
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 64 information bits.
- the processing module is specifically configured to: encode the EDMG Header A1 field and the EDMG Header A2 field by the same coding mode. And the same modulation method for modulation.
- X is equal to 1
- the EDMG Header A1 field includes 128 information bits
- the EDMG Header A2 field includes 128 information bits.
- the processing module can modulate the EDMG Header A1 field and the EDMG Header A2 field by using a binary phase.
- the EDMG Header A1 field is modulated by the shifting of the keyed BPSK or BPSK; the EDMG Header A2 field is modulated by the quadrature phase shift keying of the QPSK or QPSK variant.
- X is equal to 1, the EDMG Header A1 field includes 128 information bits, the EDMG Header A2 field includes 128 information bits, and the processing module is further used after the processing module encodes the EDMG Header A1 field. Before the processing module modulates the EDMG Header A1 field, the encoded EDMG Header A1 field is mapped by the first mapping manner; the processing module is further configured to: after the processing module encodes the EDMG Header A2 field, in the processing module Before the EDMG Header A2 field is modulated, the encoded EDMG Header A2 field is mapped by the second mapping manner to obtain X single carrier blocks, and the first mapping manner is different from the second mapping manner.
- a previous one of the EDMG Header A2 field and the EDMG Header A1 field includes first information, where the first information includes at least one of the following information: information aggregation, bandwidth, guard interval/loop Length of prefix, beamforming, short/long low-density parity check code, enhanced directional multi-gigabit modulation coding strategy, physical layer service data unit length, number of spatial streams, space-time block coding applied, main Channel number, open loop precoding.
- a field that is located in the EDMG Header A2 field and the EDMG Header A1 field includes second information, where the second information includes at least one of the following information: training length, packet type, and previous reception.
- the signal strength indicates the RSSI, the enhanced directional multi-gigabit training length, and the receiving training unit of each transmitting training unit.
- the information bits of the EDMG Header A1 include a payload bit and a cyclic redundancy check CRC bit
- the information bits of the EDMG Header A2 include a payload bit and a cyclic redundancy check CRC bit.
- the EDMG Header A field includes only one cyclic redundancy check CRC bit.
- the symbol of any single carrier block after EDMG Header A modulation is multiplied by r before inserting the guard interval GI, where r is equal to e j ⁇ and ⁇ is located in the closed interval [0, 2 ⁇ ] Any value.
- the principle of the code modulation device provided in the embodiment of the present invention is similar to the code modulation method of the physical layer protocol data unit in the method embodiment of the present invention. Therefore, the implementation of the user terminal can refer to the implementation of the method. For the sake of brevity, it will not be repeated here.
- FIG. 16 is a schematic diagram of another possible structure of a code modulation device according to an embodiment of the present invention.
- the code modulation device 1600 includes a processor 1601, a memory 1602, and a bus system 1603.
- a transceiver 1604 can also be included.
- the processor 1601 and the memory 1602 are connected by a bus system 1603, and the transceiver 1604 and the memory 1602 are connected by a bus system 1603.
- the processor 1601 may be a central processing unit (CPU), a general-purpose processor, a coprocessor, a digital signal processor (DSP), and an application-specific integrated circuit (ASIC). Field Programmable Gate Array (FPGA) or other programmable logic device, transistor logic device, hardware component, or any combination thereof.
- the processor 1601 can also be a combination of computing functions, such as one or more microprocessor combinations, a combination of a DSP and a microprocessor, and the like.
- the bus system 1603 can be a Peripheral Component Interconnect (referred to as PCI) bus or Extended Industry Standard Architecture (EISA) bus.
- PCI Peripheral Component Interconnect
- EISA Extended Industry Standard Architecture
- the bus system 1603 can be divided into an address bus, a data bus, a control bus, and the like. For ease of representation, only one thick line is shown in Figure 16, but it does not mean that there is only one bus or one type of bus.
- the transceiver 1604 is configured to implement communication with other network elements, such as demodulation and decoding devices.
- the transceiver 1604 can transmit the single carrier block obtained by the coding and modulation device in the coding and modulation method of the physical layer protocol data unit to the demodulation decoding device.
- the processor 1601 calls the program code stored in the memory 1602 for performing the operations performed by the processing module of the code modulation device in the above embodiment.
- processor 1601 For a specific implementation of the optional implementation of the processor 1601, reference may be made to the corresponding description of the method embodiment of the present invention, and details are not described herein.
- the principle of the code modulation device provided in the embodiment of the present invention is similar to the code modulation method of the physical layer protocol data unit in the method embodiment of the present invention. Therefore, the implementation of the user terminal can refer to the implementation of the method. For the sake of brevity, it will not be repeated here.
- the embodiment of the invention further provides a demodulation and decoding method and a demodulation and decoding device for a physical layer protocol data unit.
- the demodulation decoding device may be the STA in FIG.
- the demodulation and decoding device may demodulate and decode the EDMG Header A field or the single carrier block of the EDMG STF generated by the code modulation device in the above embodiment.
- the demodulation and decoding method of the physical layer protocol data unit may include: demodulating and decoding the device to demodulate and decode the EDMG Header A field of the physical layer protocol data unit, and demodulating and translating the EDMG Header A field There are M single carrier blocks in front of the code, and M is the sum of 2 and X, which is a positive integer not equal to zero.
- the EDMG Header A field has at least 3 single carrier blocks before demodulation and decoding.
- the format diagram of the physical layer protocol data unit can be seen in FIG. 6 and the corresponding description in FIG. 6.
- the demodulation and decoding device can demodulate and decode the EDMG Header A field having M single carrier blocks. Therefore, the code modulation device can The EDMG Header A field is encoded and modulated to a length greater than two single carrier blocks, such that the modulated EDMG STF can be less than the existing 4.5 or 5.5 single carrier blocks.
- the EDMG Header A field can increase the length of the modulated EDMG Header A field by carrying more useful information (ie, grow from two single carrier blocks to more than two single carrier blocks), or can increase modulation by repeating coding.
- the length of the EDMG Header A field is such that all the single carrier blocks obtained after the modulation carry at least two pieces of information of the EDMG Header A field, which improves the reliability of information transmission in the EDMG Header A field.
- the code modulation device can encode and modulate the EDMG Header A field to a length greater than two single carrier blocks, so that EDMG can be obtained.
- the Header A field carries more useful information, or can improve the reliability of information transmission of the EDMG Header A field, and can also reduce the redundant part of the EDMG STF, thereby avoiding waste of time-frequency resources.
- the physical layer protocol data unit further includes an EDMG STF, where the EDMG Header A field is located before the EDMG STF, and the demodulation and decoding device can also demodulate the EDMG STF.
- the EDMG STF has Y single-carrier blocks before demodulation, and the sum of X and Y is greater than or equal to 4.5 single-carrier blocks.
- the EDMG STF has at least 4.5 or 5.5 single carrier blocks after modulation, however by implementing this embodiment, the demodulation decoding device can have single carrier blocks with Y (Y less than 4.5 or 5.5).
- the EDMG STF demodulation, and in turn the coded modulation device modulates the EDMG STF to the length of the Y single carrier blocks. It can be seen that by implementing this embodiment, it is advantageous to reduce the redundant portion of the EDMG STF.
- the EDMG STF has Z OFDM symbols before demodulation, and the total duration of the Z OFDM symbols is greater than or equal to the duration of 4.5 single carrier blocks.
- the EDMG STF has at least 4.5 or 5.5 OFDM symbols after modulation, however by implementing this embodiment, the demodulation decoding device can have a single carrier block with Z (Z less than 4.5 or 5.5). EDMG STF demodulation, and then the code modulation device can be used to convert EDMG STF Modulation to the length of the OFDM symbol, it is seen that by implementing this embodiment it is advantageous to reduce the redundant portion of the EDMG STF.
- the demodulation and decoding apparatus may further perform a single carrier block of an EDMG Header A field obtained by an optional implementation in the embodiment of the code modulation method of the physical layer protocol data unit. Demodulation and decoding.
- the embodiment of the present invention may divide a functional unit into a demodulation and decoding device according to the foregoing method.
- each functional unit may be divided according to each function, or two or more functions may be integrated into one unit.
- the above integrated unit can be implemented in the form of hardware or in the form of a software functional unit. It should be noted that the division of the unit in the embodiment of the present invention is schematic, and is only a logical function division, and the actual implementation may have another division manner.
- the embodiment of the present invention provides a demodulation and decoding device, where the demodulation and decoding device includes a processing module, and the processing module is configured to demodulate and decode an EDMG Header A field, and the EDMG Header A field is demodulated and There are M single carrier blocks before decoding, and M is the sum of 2 and X, which is a positive integer not equal to zero.
- the processing module is further configured to perform demodulation on the EDMG STF, where the EDMG STF has Y single-carrier blocks or Z OFDM symbols, and the sum of X and Y is greater than or equal to 4.5.
- the single carrier block, or the total duration of the X single carrier blocks and the Z OFDM symbols is greater than or equal to the duration of 4.5 single carrier blocks.
- processing module For a specific implementation manner of the processing module, refer to the specific implementation manner of the demodulation and decoding method of the physical layer protocol data unit, which is not described herein.
- the principle of solving the problem in the demodulation and decoding device provided in the embodiment of the present invention is similar to the demodulation and decoding method of the physical layer protocol data unit in the method embodiment of the present invention. Therefore, the implementation of the user terminal can be seen. The implementation of the method is described briefly and will not be described here.
- FIG. 17 is a schematic diagram of another possible structure of a demodulation and decoding device according to an embodiment of the present invention.
- the demodulation decoding apparatus 1700 includes a processor 1701, a memory 1702, and a bus system 1703.
- the demodulation and decoding device may further include a transceiver 1704, wherein the processor 1701 and the memory 1702 are connected by a bus system 1703, and the transceiver 1704 and the memory 1702 pass through the bus.
- System 1703 is connected.
- the processor 1701 may be a central processing unit (CPU), a general-purpose processor, a coprocessor, a digital signal processor (DSP), and an application-specific integrated circuit (ASIC). Field Programmable Gate Array (FPGA) or other programmable logic device, transistor logic device, hardware component, or any combination thereof.
- the processor 1701 can also be a combination of computing functions, such as one or more microprocessor combinations, a combination of a DSP and a microprocessor, and the like.
- the bus system 1703 may be a Peripheral Component Interconnect (PCI) bus or an Extended Industry Standard Architecture (EISA) bus.
- PCI Peripheral Component Interconnect
- EISA Extended Industry Standard Architecture
- the bus system 1703 can be divided into an address bus, a data bus, a control bus, and the like. For ease of representation, only one thick line is shown in Figure 17, but it does not mean that there is only one bus or one type of bus.
- the transceiver 1704 is configured to implement communication with other network elements, such as code modulation devices.
- the transceiver 1704 can receive the single carrier block obtained by the coded modulation device transmitted by the code modulation device in the code modulation method of the physical layer protocol data unit.
- the processor 1701 calls the program code stored in the memory 1702 to perform the following operations:
- the EDMG Header A field is demodulated and decoded.
- the EDMG Header A field has M single-carrier blocks before demodulation and decoding.
- the M is the sum of 2 and X, and the X is a positive integer not equal to zero.
- the processor 1701 further calls the program code stored in the memory 1702 to demodulate the EDMG STF.
- the EDMG STF has Y single-carrier blocks or Z OFDM symbols before demodulation.
- the sum of Y is greater than or equal to 4.5 single carrier blocks, or the total duration of the X single carrier blocks and Z OFDM symbols is greater than or equal to the duration of 4.5 single carrier blocks.
- processor 1701 For a specific implementation manner of the processor 1701, refer to the specific implementation manner of the demodulation and decoding method of the physical layer protocol data unit, which is not described herein.
- the principle of solving the problem in the demodulation and decoding device provided in the embodiment of the present invention is similar to the demodulation and decoding method of the physical layer protocol data unit in the method embodiment of the present invention. Therefore, the implementation of the user terminal can be seen. The implementation of the method is described briefly and will not be described here.
- the above-mentioned storage medium may be a read only memory, a magnetic disk or an optical disk or the like.
- the functions described herein can be implemented in hardware, software, firmware, or any combination thereof.
- the functions may be stored in a computer readable medium or transmitted as one or more instructions or code on a computer readable medium.
- Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
- a storage medium may be any available media that can be accessed by a general purpose or special purpose computer.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
L'invention concerne un procédé de codage et de modulation pour une unité de données de protocole de couche physique, l'unité de données de protocole de couche physique comprenant un champ A d'en-tête multi-gigabits directionnel amélioré (en-tête EDMG). Le procédé consiste à coder et moduler un champ A d'en-tête EDMG, le champ A d'en-tête EDMG codé et modulé comprenant M blocs à porteuse unique, M étant la somme de 2 et X, et X étant un nombre entier positif différent de zéro. La mise en œuvre des modes de réalisation de la présente invention est donc avantageuse pour réduire le gaspillage de ressources temps-fréquence par un STF EDMG.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/103109 WO2018076144A1 (fr) | 2016-10-24 | 2016-10-24 | Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/103109 WO2018076144A1 (fr) | 2016-10-24 | 2016-10-24 | Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018076144A1 true WO2018076144A1 (fr) | 2018-05-03 |
Family
ID=62024276
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/103109 WO2018076144A1 (fr) | 2016-10-24 | 2016-10-24 | Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2018076144A1 (fr) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111262805A (zh) * | 2018-11-30 | 2020-06-09 | 华为技术有限公司 | 数据传输方法、装置及系统 |
CN111953630A (zh) * | 2019-05-14 | 2020-11-17 | 华为技术有限公司 | 发送和接收物理层协议数据单元的方法和装置 |
US11817980B2 (en) | 2020-01-03 | 2023-11-14 | Huawei Technologies Co., Ltd. | Method and apparatus for transmitting physical layer protocol data unit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160164800A1 (en) * | 2014-12-09 | 2016-06-09 | Qualcomm Incorporated | Frame formats for channel bonding and mimo transmissions |
US20160249332A1 (en) * | 2015-02-12 | 2016-08-25 | Huawei Technologies Co., Ltd. | System and Method for Auto-Detection of WLAN Packets Using Header |
-
2016
- 2016-10-24 WO PCT/CN2016/103109 patent/WO2018076144A1/fr active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160164800A1 (en) * | 2014-12-09 | 2016-06-09 | Qualcomm Incorporated | Frame formats for channel bonding and mimo transmissions |
US20160249332A1 (en) * | 2015-02-12 | 2016-08-25 | Huawei Technologies Co., Ltd. | System and Method for Auto-Detection of WLAN Packets Using Header |
Non-Patent Citations (2)
Title |
---|
INTEL: "IEEE 802.11-15/01358r9, Specification Framework for TGay", IEEE P802. 11 WIRELESS LANS, 8 October 2016 (2016-10-08) * |
QUALCOMM: "PHY Frame Format proposal for 11ay", IEEE 802.11-16/0061-00-00, 18 January 2016 (2016-01-18) * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111262805A (zh) * | 2018-11-30 | 2020-06-09 | 华为技术有限公司 | 数据传输方法、装置及系统 |
US11469845B2 (en) | 2018-11-30 | 2022-10-11 | Huawei Technologies Co., Ltd. | Data transmission method, apparatus, and system |
CN111262805B (zh) * | 2018-11-30 | 2023-01-13 | 华为技术有限公司 | 数据传输方法、装置及系统 |
CN111953630A (zh) * | 2019-05-14 | 2020-11-17 | 华为技术有限公司 | 发送和接收物理层协议数据单元的方法和装置 |
WO2020228654A1 (fr) * | 2019-05-14 | 2020-11-19 | 华为技术有限公司 | Procédé et appareil pour envoyer et recevoir une unité de données de protocole de couche physique |
US12089293B2 (en) | 2019-05-14 | 2024-09-10 | Huawei Technologies Co., Ltd. | Methods and apparatuses for sending and receiving physical layer protocol data unit |
US12101852B2 (en) | 2019-05-14 | 2024-09-24 | Huawei Technologies Co., Ltd. | Methods and apparatuses for sending and receiving physical layer protocol data unit |
US11817980B2 (en) | 2020-01-03 | 2023-11-14 | Huawei Technologies Co., Ltd. | Method and apparatus for transmitting physical layer protocol data unit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10616021B2 (en) | Method and apparatus for transmitting PLCP frame in wireless local area network system | |
JP6552128B2 (ja) | 複素次元あたりの投影が少ないコードブックを生成するためのシステムおよび方法ならびにその利用 | |
CN102714643B (zh) | 支持旧式设备的ieee802.11ac前置码 | |
WO2018137605A1 (fr) | Appareil et procédé de transmission | |
US8699316B2 (en) | USF coding | |
AU2016273154A2 (en) | Transmission device and transmission method for aggregate physical layer protocol data unit | |
US10136287B2 (en) | Method and apparatus for close proximity communications | |
WO2016145664A1 (fr) | Procédé de transmission d'informations, dispositif de terminal, dispositif de réseau et dispositif | |
WO2016050093A1 (fr) | Procédé et appareil de transmission de données | |
WO2016090588A1 (fr) | Procédé de transmission de données, dispositif terminal émetteur et dispositif terminal récepteur | |
WO2019144812A1 (fr) | Procédé de transmission de données basé sur un brouillage | |
WO2016127324A1 (fr) | Procédé, appareil, dispositif et système de réduction de rapport puissance maximale sur puissance moyenne | |
WO2016090587A1 (fr) | Appareil, dispositif et procédé de traitement de données | |
WO2016127409A1 (fr) | Procédé de transmission d'informations de commande de liaison montante, équipement utilisateur et dispositif de réseau d'accès | |
WO2018076144A1 (fr) | Procédé de codage et de modulation, et dispositif de codage et de modulation, pour une unité de données de protocole de couche physique | |
CN103503329B (zh) | 控制信道的通信方法和装置 | |
US11902068B2 (en) | Method and apparatus for transmitting PLCP frame in wireless local area network system | |
WO2016184241A1 (fr) | Procédé et dispositif d'accès multi-utilisateur | |
US11025397B2 (en) | Quick acknowledgement reply method and apparatus | |
US10979263B2 (en) | Data processing method and device | |
WO2018000924A1 (fr) | Procédé et appareil de transmission de trames | |
CN108631977A (zh) | 一种广播信息指示的发送方法和发送设备 | |
CN111817995B (zh) | 数据的非相干传输方法 | |
WO2019085714A1 (fr) | Procédé et appareil de transmission de données | |
WO2019128781A1 (fr) | Transmission de données basée sur un accès multiple non orthogonal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16920144 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16920144 Country of ref document: EP Kind code of ref document: A1 |