WO2018008537A1

WO2018008537A1 - Full-duplex communication device

Info

Publication number: WO2018008537A1
Application number: PCT/JP2017/024079
Authority: WO
Inventors: 敏明中村; 和夫小埜; 都留　康隆; 雅秀林
Original assignee: 日立オートモティブシステムズ株式会社
Priority date: 2016-07-08
Filing date: 2017-06-30
Publication date: 2018-01-11
Also published as: JP6542720B2; JP2018005804A

Abstract

The present invention provides a full-duplex communication device capable of enabling a data length or a communication clock count to be changed for each communication and transmitting an error correction code at the end of the communication even when the data length is variable. The present invention is a full-duplex communication device for continuously carrying out full-duplex communication whereby a transmission signal including a clock signal and a command signal is transmitted from a master unit to a slave unit, and a response signal including a data type specified by the command signal is returned to the master unit from the slave unit in such a manner that the command signal and the response signal are allowed to be exchanged in both directions at the same time, and is characterized in that the command signal transmitted from the master unit includes information for defining the data type and a time length of full-duplex communication to be carried out, and the slave unit, upon determining a clock range during which error detection data for detecting a communication error is to be transmitted on the basis of the received information defining the time length of full-duplex communication to be carried out, transmits data of the specified data type and the error detection data as the response signal in a synchronized manner with the clock signal input from the master unit.

Description

Full duplex communication device

The present invention relates to a full-duplex communication device.

Full-duplex communication is a communication method that can send and receive data from both sides simultaneously in bidirectional communication, and full-duplex communication devices that employ such a communication method are used in various fields. Yes.

The full-duplex communication device is applied, for example, when performing vehicle control and measurement. In this usage mode, full-duplex communication is executed between a master on the ECU (electronic control unit) side and a slave on the measuring instrument side, and a sensor output of the sensor type indicated by the master is returned from the slave as a response. The sensor type in this case is a sensor for vehicle acceleration and angular velocity, and is transmitted from the sensor side to the ECU, which is the main device, and used depending on the purpose of use such as prevention of skidding and safe driving assistance. The

As a known example that is applied to a vehicle and performs full-duplex communication of inertial sensor output, devices as described in Patent Document 1 and Patent Document 2 are known.

Among them, Patent Document 1 discloses a “first signal that is a physical quantity measuring device that detects a predetermined physical quantity, detects the predetermined physical quantity, and is a signal according to the detected magnitude of the predetermined physical quantity. A sensor element that outputs a signal, a detection circuit that generates a second signal according to the predetermined physical quantity based on the first signal, a drive signal, and a drive signal that is supplied to the sensor element A third signal that is an internal signal from at least one of the drive circuit, the detection circuit, and the drive circuit, and a failure diagnosis for at least one of the detection circuit and the drive circuit based on the third signal A failure diagnosis unit that outputs a fourth signal that is a signal corresponding to the result of the failure diagnosis, and receives a command and generates command request data that is data requested by the command An interface unit that serially transmits response data including the command request data, and the interface unit is configured to transmit the command request data based on at least one of the second signal and the fourth signal. A physical quantity measuring device including an error flag indicating whether or not an error has occurred in the response data, and including at least a command error flag indicating whether or not an error has occurred during communication for the command in the error flag Is described.

Further, Patent Document 2 includes “a transmission / reception function for performing bidirectional communication with a host, and a synchronization control unit, a frequency generator that generates a transmission signal, and a reference signal generation source that generates a reference signal. The control unit detects a frequency error of the transmission signal with respect to the reception signal received from the host and outputs a frequency adjustment signal that reduces the error with respect to the reception signal, and the frequency generator is based on the reference signal. The transmission / reception apparatus is characterized in that the frequency of the transmission signal is determined and the frequency of the transmission signal is adjusted by the frequency adjustment signal. "

JP 2012-181677 A JP 2007-135189 A

The sensor that detects the angular velocity, acceleration, etc. of the vehicle while traveling determines the type and number of sensor data to be transmitted from the sensor side to the main ECU, according to the purpose of use such as prevention of skidding and safe driving assistance. It is desirable that it can be appropriately changed.

However, when full-duplex communication such as SPI (serial peripheral interface) communication is performed between the main device and the sensor, the data length transmitted in one communication is usually constant. For this reason, for example, in the case of SPI communication, the main device side outputs a communication clock, and the sensor side transmits the requested data and the communication error detection code in synchronization therewith. Here, the sensor side needs to transmit an error detection code at the end of communication. Therefore, it is necessary to fix the number of clocks for each communication with the main device in advance. For example, if the number of clocks for each communication is fixed to 32 clocks, for example, if the error detection code is 8 bits, the sensor side may transmit the error detection code at the 25th clock to the 32nd clock every time.

However, in such a case, for example, in a case where one sensor output is transmitted by one communication, the main apparatus side cannot receive a plurality of sensor outputs at the same time at a time.
On the other hand, in the case where a plurality of sensor outputs are transmitted simultaneously each time, the main apparatus side must receive unnecessary data, and there is a problem that it takes time for communication.

In this regard, Patent Document 1 shows an example in which the data length of full-duplex communication is always constant, and the output timing of CRC (error detection code: cyclic redundancy code) added to the end of communication data is always constant. ing.

Patent Document 2 shows an example in which the slave side has a function of counting the number of clocks output from the master side for the purpose of detecting the clock frequency.

The present invention has been made in view of such circumstances, and makes it possible to vary the data length or the number of communication clocks for each communication, and to transmit an error detection code at the end of communication even when the data length is variable. It is an object of the present invention to provide a full-duplex communication device.

From the above, in the present invention, a transmission signal including a clock signal and a command signal is given from the master unit to the slave unit, and the slave unit returns a response signal including the data type specified by the command signal to the master unit, A full-duplex communication device that continuously performs full-duplex communication in which a signal and a response signal are transmitted and received in both directions at the same time, and the command signal transmitted from the master unit is the data type and the length of the full-duplex communication The slave unit determines the range of the clock for transmitting error detection data for detecting a communication error based on the received information for determining the period length for performing full-duplex communication, and inputs from the master unit In synchronization with a clock signal to be transmitted, data of a specified data type and error detection data are transmitted as a response signal

The present invention also provides a transmission signal including a clock signal and a command signal from the ECU to the sensor unit, and the sensor unit returns a response signal including the sensor type specified by the command signal to the ECU, and the command signal and the response signal are simultaneously transmitted. A full-duplex communication device that continuously performs full-duplex communication that is transmitted and received in both directions, and a command signal transmitted from the ECU includes information that defines a sensor type and a period length for performing full-duplex communication. The unit determines a clock range for transmitting error detection data for detecting a communication error based on the information for determining a period length for performing full-duplex communication, and synchronizes with a clock signal input from the master unit. The data of the specified sensor type and error detection data are transmitted as a response signal.

According to the present invention, there is provided full-duplex communication that makes it possible to change the data length or the number of communication clocks for each communication, and to send an error detection code at the end of communication even when the data length is variable. Can do.

The block diagram of the full-duplex communication apparatus which concerns on the Example of this invention. FIG. 3 is a block diagram illustrating a specific configuration example of a command receiving unit 112. FIG. 9 is a block diagram illustrating a specific circuit configuration example of a clock number storage unit 113 according to the second embodiment. The block diagram which shows the specific circuit structural example of the CRC output period calculation part 114. FIG. The figure explaining the view of full-duplex communication between the master part 106 and the slave part 105. FIG. The time chart which shows a specific SPI communication format. The time chart which shows the operation | movement which transmits sensor data S2 separately. The time chart which shows the operation | movement which transmits sensor data S2 at once. The time chart which shows the operation | movement which transmits sensor data S2 separately.

Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

FIG. 1 is a block diagram of a full-duplex communication apparatus according to an embodiment of the present invention.

The full-duplex communication apparatus can be roughly classified into the master unit 106, the slave unit 105, and the sensor unit 100. However, when simply classifying the master and the slave, it can be called the slave unit including the sensor unit 100. .

Of these, the master unit 106 is a main device, or an ECU (electronic control unit) corresponds to this in the case of vehicle control. In the following description of the embodiments, the description will be made with the master unit 106 as an ECU in the case of vehicle control.

The master unit 106, which is an ECU, transmits and receives signals to and from the slave unit 105, which is a sensor unit, through SPI communication. For this purpose, the master unit 106 provides the slave unit 105 with a transmission signal SS composed of a chip select signal SS1, a clock signal SS2, and a command signal SS3. The master unit 106 includes a clock number setting unit 122 and a command transmission unit 121 in order to generate the transmission signal SS. The master unit 106 also includes a response receiving unit 123 for receiving the response signal SR from the slave unit 105. The clock number setting unit 122 sets the clock number of the response signal SR to, for example, 16, 32, 64, etc., and the command transmission unit 121 incorporates information on the number of clocks into the command signal SS3 and transmits it.

The sensor unit 100 includes a control unit 104 and a plurality of

sensors

101, 102, and 103. Among these, the angular velocity sensor (Yaw sensor) 101 detects an angular velocity (a changing speed of the rotation angle in the turning direction) when the rotation occurs around the vertical axis or the horizontal axis of the vehicle. The acceleration sensor (xG sensor) 102 detects the acceleration when movement occurs in the left-right direction of the vehicle. The acceleration sensor (yG sensor) 103 detects acceleration when movement occurs in the front-rear direction of the vehicle. The control unit 104 corrects and diagnoses the operations of the three sensors 101 to 103 of different types and the temperature and noise of each sensor output. In addition, the control unit 104 sends sensor data S2 to the slave unit 105 in response to the sensor type designation signal S1 from the slave unit 105.

The slave unit 105 is a core part of the present invention, and a sensor type designation signal S1 is sent to the sensor unit 100 in accordance with a transmission signal SS (chip select signal SS1, clock signal SS2, command signal SS3) from the master unit 106. The response signal SR created by processing the sensor data S2 obtained from the sensor unit 100 is sent to the master unit 106. As described above, in the slave unit 105, the sensor output and the diagnostic output corrected by the control unit 104 are input as sensor data S2, processed according to a command received from the master unit 106, and output to the master unit 106 as a response signal SR. is doing.

FIG. 5 is a diagram for explaining the concept of full-duplex communication between the master unit 106 and the slave unit 105. In FIG. 5, a chip select signal SS1, a clock signal SS2, a command signal SS3, and a response signal SR are described in order from the top. Among these, the chip select signal SS1, the clock signal SS2, and the command signal SS3 are transmission signals SS given from the master unit 106 to the slave unit 105, and the response signal SR is given from the slave unit 105 to the master unit 106.

According to this signal relationship, a clock signal SS2 having a predetermined number of clocks is given in the periods TN, TN + 1, and TN + 2 determined by the chip select signal SS1, and the command signal SS3 and the response are sent in the periods TN, TN + 1, and TN + 2. Signal SR is bidirectionally communicated. However, in bidirectional communication, the response signal SR in the current period TN + 1 is sensor data S2 formed in response to an instruction from the command signal SS3 in the previous period TN (sensor output and diagnostic output corrected by the control unit 104). It is supposed to reflect. For example, when the instruction by the command signal SS3 in the previous period TN is a request to send the output of the angular velocity sensor 101, the response signal SR in the current period TN + 1 shows the output of the angular velocity sensor 101 obtained according to the instruction. Is included.

As described above, according to FIG. 5, the response signal SR is transmitted from the slave unit 105 to the master unit 106 in accordance with the content of the command signal SS3. The response signal SR is synchronized with the clock output from the master unit 106. Is output. As a result, the command signal SS3 and the response signal SR are simultaneously transmitted and received with the same clock. However, since the response signal SR is returned after interpreting the contents of the command signal SS3, the response to the command N is the response N + 1 as the next communication. Will be output.

The slave unit 105 is configured and functions as follows in order to achieve the above-described bidirectional communication.

First, the chip select signal SS1 and the clock signal SS2 from the master unit 106 are taken into the counter 111. The counter 111 counts the number of clocks of the clock signal SS2 input during a period (for example, TN, TN + 1, TN + 2) where the chip select signal SS1 input from the master unit 106 is L (low) level. The chip is in a reset state while the chip select signal SS1 is at the H (high) level. The clock number Sg1 is given to the comparison unit 115 described later.

The command receiving unit 112 receives the command signal SS3 input in synchronization with the clock signal SS2 from the master unit 116, distributes it to the control unit 104 and the clock number storage unit 113, and outputs it. The command signal SS3 specifies at least the sensor type to be transmitted and the number of clocks at that time, and the sensor type to be transmitted is sent to the control unit 104 as the sensor type designation signal S1, and the number of clocks at that time Sg2 is distributed and sent to the clock number storage unit 113.

FIG. 2 is a block diagram illustrating a specific configuration example of the command receiving unit 112. The command receiving unit 112 includes the serial / parallel conversion unit 201 as a main component. Here, a 16-bit signal from the head of the serial signal input as the command signal SS3 is output to the control unit 104 as 16-bit parallel information (sensor type designation signal S1) indicating the requested sensor type. Further, the subsequent 4-bit signal is output to the control unit 104 as 4-bit parallel information (clock number Sg2) indicating the clock number.

Returning to FIG. 1, the clock number storage unit 113 is a register that stores the clock number Sg <b> 2 output from the command reception unit 112. The stored data is retained until the next input. Note that the clock number Sg2 given as 4-bit parallel information is normally designated as 16, 32, or 64 bits.

In FIG. 1, a CRC output period calculation unit 114 calculates a period for outputting a CRC, which is an error detection code, from the value of the number of input clocks. FIG. 4 shows a specific circuit configuration example of the CRC output period calculation unit 114. Here, the CRC data length (for example, 8 bits) given by the constant setting unit 402 is subtracted by the subtraction unit 402 from the input clock number Sg2 (usually 16, 32, 64 bits). In this embodiment, when the CRC data length is 8 bits and the number of clocks is 32 bits, for example, 32−8 + 1 = 25, and the CRC output period starts from the 25th clock. Accordingly, when the clock number is 32 bits, the CRC output period calculation unit 114 outputs 25 as the clock number. Similarly, when the number of clocks is 64 bits, it is assumed that 64−8 + 1 = 57, and the CRC output period starts from the 57th clock.

The comparison unit 115 counts the actual number of clocks Sg1 using the number of clocks 25 given by the CRC output period calculation unit 114 as a set value. When the 25th clock is reached after the falling edge of the chip select signal SS1 of FIG. 5, the output of the comparator 115 is given to the selector 118 of FIG. The output of the CRC generator 117 is given to the output terminal Y when “1” is given as the output of the output, and the output of the response transmitter 116 is given the output terminal Y when “0” is given as the output of the comparator 115. To give.

More specifically, the comparison unit 115 compares the output of the counter 111 and the output of the CRC output period calculation unit 114, and sets “0” when the output of the counter 111 is equal to or less than the output of the CRC output period calculation unit 114. When the output of the counter 111 is larger than the output of the CRC output period calculation unit 114, “1” is output. In this way, for example, when the number of clocks is 32, “1” is output during a period from 25 to 32 count outputs.

On the other hand, the response transmission unit 116 selects output information from the three sensor outputs and diagnostic information according to the sensor type designation signal S1 from the control unit 104, converts the output information into serial data, and holds a part of the response signal. Yes. The CRC generation unit 117 calculates the transmission data input from the response transmission unit 116 in order from the first clock to the 24th clock, and generates and holds 8-bit CRC data.

The held data of the response transmission unit 116 and the CRC generation unit 117 are given to the selector 118, and the selector 118 uses the period from the falling point of the chip select signal SS1 in FIG. The output of the transmission unit 116 is sent out. Further, the CRC data of the CRC generation unit 117 is serially output sequentially during the period from the 25th clock to the 32nd clock. As described above, the selector 118 switches between the input from the response transmission unit 116 and the input from the CRC generation unit 117 and outputs the result. As a result, when the number of clocks is 32, the response signal SR selects and outputs the input from the control unit 104 from the first clock to the 24th clock, but switches from the 25th clock to the output of the CRC code. It is said.

FIG. 6 is a time chart showing a specific SPI communication format. Specific examples of the command signal SS3 and the response signal SR are shown. In this example, the first to fourth bits of the command signal SS3 are data types indicating which output of the three sensor outputs and the diagnostic output is desired to be transmitted. The next 5th to 8th bits are the number of clocks of the current communication. Since the number of clocks is information necessary for the slave unit 105 to determine the timing to start outputting the CRC, it needs to be received before outputting the CRC. In the figure, since the 25th and subsequent bits of 32 bits are allocated to the CRC, the number of clocks of the current communication is set using the 5th to 8th bits having sufficient margin with respect to the time of the 25th bit. Giving.

The clock number storage unit 113 holds this information until the end of the current communication at the time after the 9th bit. Next, for example, when the number of clocks is 32, the CRC output period calculation unit 114 outputs 24, and the comparison unit 115 outputs “1” from the 25th clock to the 32nd clock. As a result, a CRC output is transmitted through the selector 118 during that period.

On the other hand, the response signal SR is formed in a form reflecting the command of the previous command signal SS3. For example, the first to fourth bits of the response signal SR are information on the designated data type. The 5th to 20th bits are information about the designated sensor output and diagnostic output. The data to be returned can use up to the 24th bit including the data type information, but here shows the case where the 20th bit is completed, up to the 25th bit when CRC output is started Is all “0”.

7 to 9 illustrate various data communication methods.

Of these, FIG. 7 is a time chart showing the operation of individually transmitting the sensor data S2. In the case of FIG. 7, “individual transmission” means performing data transmission of sensor types that differ for each period. In the illustrated example, the command signal SS3 instructs transmission of the output Yaw of the angular velocity sensor 101 in the period TN, instructs transmission of the output xG of the acceleration sensor 102 in the period TN + 1, and outputs the output yG of the acceleration sensor 103 in the period TN + 2. The transmission is instructed, and in the period TN + 3, the transmission of the diagnosis output is instructed. Note that the length of each period T is 32 bits.

This communication is an example in the case of realizing the conventional communication with a constant number of clocks. Communication of one sensor data is enabled by one communication. The clock output from the master unit 106 is constant at 32 clocks per communication. As data type information, the head is the angular velocity (Yaw), the next is the acceleration in the left-right direction (xG), the next is the acceleration in the front-rear direction (yG), and the next is the diagnosis result. The number of clocks in each command signal SS3 is 32. Therefore, the response signal SR transmitted from the slave unit 105 outputs data corresponding to the data type for each communication with a delay of one communication, and outputs a CRC every 25th clock to 32nd clock. In the first period TN, since it is assumed that there is no information for sensor type designation by the previous command signal SS3, the data portion of the response signal SR is all “0”.

FIG. 8 is a time chart showing an operation of transmitting sensor data at a time. In the case of FIG. 8, “transmission at a time” is to perform all the prepared data transmission for each period T.
In the example shown in the figure, the command signal SS3 gives Yaw meaning all prepared data transmissions in any of the periods TN, TN + 1, and TN + 2, and as a result, prepared as the response signal SR in the next period. All the data (the output Yaw of the angular velocity sensor 101, the output xG of the acceleration sensor 102, the output yG of the acceleration sensor 103, and the diagnosis output) are transmitted. Note that the length of each period T is 64 clocks, but only the first is set to the shortest 16 clocks.

According to this method, since all the sensor data is sent in one communication, the master unit 106 can acquire three sensor data at the same time. The first number of clocks output from the master unit 106 is 16 bits. This is to minimize the number of clocks since the first response signal SR is indefinite. Communication after the next is always constant at 64 clocks. The head data type of the command signal SS3 is an angular velocity (Yaw), thereby instructing all communications. The number of clocks in each command signal SS3 is all 64.
Therefore, the response signal SR transmitted from the communication unit 105 outputs data corresponding to the data type for each communication with one communication delay, and outputs a CRC at the 57th clock to the 64th clock every time.

FIG. 9 is a time chart showing an operation of transmitting sensor data separately. In the case of FIG. 9, “separate transmission” means that a part of all data is transmitted every period T. In the illustrated example, all the data are the output Yaw of the angular velocity sensor 101, the output xG of the acceleration sensor 102, the output yG of the acceleration sensor 103, and the diagnosis output. However, the command signal SS3 gives Yaw in the period TN, and the next time In the period TN + 1, xG is given, and in the next period TN + 2, diagnosis is given. As a result, Yaw is transmitted in the next period TN + 1, xG, yG in the next period TN + 2, and diagnosis data is transmitted in the response signal SR in the next period TN + 3 (not shown). In the method of FIG. 7, four times of communication are required for transmission of all data, but in the method of FIG. 9, three times of communication are sufficient. In this method, the number of clocks is designated as the number of clocks in the current period, and is set to a variable number of clocks according to the length of data transmitted every period T. In the period TN + 1, only Yaw is used, so that it is 32 bits. In the period TN + 2, xG and yG are included, and therefore 48 bits. However, only the first period TN is set to the shortest 16 clocks.

This communication is an embodiment in which the number of clocks is different for each communication. On the master side, it is possible to deal with a case where only Yaw is requested at one time and output of xG and yG at the same time is requested at a time. The number of clocks output from the master unit 106 is 16 for the first time. This is to minimize the number of clocks since the first response is indefinite. The number of clocks for the next communication is 32, and Yaw data and CRC data, which are requests in the previous communication, are output at 32 clocks. Further, the number of clocks for the next communication is 48, and xG data, yG data, and CRC data are output at 48 clocks.

In the first embodiment, the number of clocks in the period is obtained from the information on the number of clocks included in the command signal SS3. The information on the number of clocks here uses a portion transmitted using 4 bits from the 5th bit to the 8th bit of the waveform of FIG.

On the other hand, the second embodiment is a method of obtaining the number of clocks in the period from the data type information from the first bit to the fourth bit. As a result, the grasping of the number of clocks can be completed at an earlier timing than in the first embodiment.

FIG. 3 is a block diagram showing a specific circuit configuration example of the clock number storage unit 113. Here, as shown in FIG. 2, out of the outputs given by the command receiving unit 112, instead of the clock number Sg2 in the first embodiment, the request data number m included in the sensor type designation signal S1 is converted into the clock number. Stores a value. The requested data number m is 1 for Yaw only, 2 for xG and yG, 1 for diagnosis only, 4 for all designations, and so on. This value is input as the number of data m that is input in FIG.

In Example 2, a value obtained by multiplying the result of adding 1 to the number of data m by 16 is stored as the number of clocks. The adder 301 adds the output “1” of the constant setting unit 302 to the input data number m. The multiplier 303 multiplies the input (m + 1) from the adder 301 by the output “16” of the constant setting unit 304. The register 305 holds the output of the multiplier 303 until the next data number is input. By performing the above operation, the number of clocks when the number of data is 1 is (1 + 1) · 16 = 32 bits, and when the number of data is 2, the number of clocks is (2 + 1) · 16 = 48 bits Will do.

101: angular velocity sensor, 102, 103: acceleration sensor, 104: control unit, 105: slave unit, 106: master unit, 111: counter, 112: command receiving unit, 113: clock number storage unit, 114: CRC output period calculation , 115: comparison unit, 116: response transmission unit, 117: CRC generation unit, 118: selector, 121: command transmission unit, 122: clock number setting unit, 123: response reception unit, 201: serial / parallel conversion unit, 301 : Addition unit, 302: constant setting unit, 303: multiplication unit, 304: constant setting unit, 305: register, 401: subtraction unit, 402: constant setting unit

Claims

A transmission signal including a clock signal and a command signal is given from the master unit to the slave unit, and the slave unit returns a response signal including the data type specified by the command signal to the master unit, and the command signal and the response signal are simultaneously transmitted in both directions. A full-duplex communication device that continuously performs full-duplex communication to be transmitted and received,
The command signal transmitted from the master unit includes information that defines the data type and a period length for performing full-duplex communication,
The slave unit determines a clock range for transmitting error detection data for detecting a communication error based on the received information for determining a period length for performing the full-duplex communication, and determines the clock signal input from the master unit. A full-duplex communication apparatus that transmits data of a specified data type and the error detection data as the response signal in synchronization.
The full-duplex communication device according to claim 1,
The information that defines the period length for performing the full-duplex communication is the number of clocks in this period,
The slave unit determines a clock range for transmitting error detection data for detecting a communication error based on the received number of clocks, and is in synchronization with the clock signal input from the master unit to specify a specified data type And the error detection data are transmitted as the response signal.
The full-duplex communication device according to claim 1,
The information that defines the period length for performing the full-duplex communication is the number of the data types,
The slave unit determines a clock range for transmitting error detection data for detecting a communication error based on the number of the data types, and the specified data type is synchronized with the clock signal input from the master unit. And the error detection data are transmitted as the response signal.
The full-duplex communication device according to any one of claims 1 to 3,
The slave unit determines the current full-duplex communication period according to information defining the full-duplex communication period length included in the command signal received this time, and the data type data included in the command signal received this time Included in the response signal of the next full-duplex communication and transmitted.
The full-duplex communication device according to any one of claims 1 to 4,
The full-duplex communication apparatus, wherein the master unit can variably set information for determining a period length for performing the full-duplex communication.
The full-duplex communication device according to any one of claims 1 to 5,
The full-duplex communication apparatus, wherein the master unit sets a different data type for each of the plurality of data types to be transmitted included in the command signal for each full-duplex communication.
The full-duplex communication device according to any one of claims 1 to 5,
The full-duplex communication apparatus, wherein the master unit sets all data types for each of the plurality of data types to be transmitted by being included in the command signal every time full-duplex communication is performed.
The full-duplex communication device according to any one of claims 1 to 5,
The full-duplex communication apparatus, wherein the master unit sets an appropriate combination of data types for each of the plurality of data types to be transmitted included in the command signal for each full-duplex communication.
A transmission signal including a clock signal and a command signal is given from the ECU to the sensor unit. The sensor unit returns a response signal including the sensor type specified by the command signal to the ECU, and the command signal and the response signal are simultaneously transmitted and received in both directions. A full-duplex communication device that continuously performs full-duplex communication,
The command signal transmitted from the ECU includes information for determining a period length for performing full-duplex communication with the sensor type,
The sensor unit determines a clock range for transmitting error detection data for detecting a communication error based on the received information for determining a period length for performing the full-duplex communication, and outputs the clock signal input from the master unit to the clock signal. A full-duplex communication apparatus that transmits data of a specified sensor type and the error detection data as the response signal in synchronization.
A full-duplex communication device according to claim 9,
The full-duplex communication apparatus, wherein the sensor unit includes an acceleration sensor and an angular velocity sensor, which are detectors, and transmits the detected value as data of a specified sensor type as the response signal.
A full-duplex communication device according to claim 10,
The full-duplex communication apparatus according to claim 1, wherein the data of the designated sensor type includes the detector and diagnostic data of a detected value.