WO2017139241A1 - Side channel aware automatic place and route - Google Patents
Side channel aware automatic place and route Download PDFInfo
- Publication number
- WO2017139241A1 WO2017139241A1 PCT/US2017/016771 US2017016771W WO2017139241A1 WO 2017139241 A1 WO2017139241 A1 WO 2017139241A1 US 2017016771 W US2017016771 W US 2017016771W WO 2017139241 A1 WO2017139241 A1 WO 2017139241A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power
- phase module
- switching elements
- standard cells
- charge storage
- Prior art date
Links
- 238000013461 design Methods 0.000 claims abstract description 30
- 238000000034 method Methods 0.000 claims description 28
- 238000003860 storage Methods 0.000 claims description 28
- 230000015654 memory Effects 0.000 claims description 12
- 238000012545 processing Methods 0.000 claims description 9
- 230000005670 electromagnetic radiation Effects 0.000 claims description 5
- 230000000116 mitigating effect Effects 0.000 claims description 3
- 238000000638 solvent extraction Methods 0.000 claims description 3
- 238000002955 isolation Methods 0.000 claims 1
- 239000013589 supplement Substances 0.000 abstract description 4
- 230000008569 process Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000003786 synthesis reaction Methods 0.000 description 6
- 230000009471 action Effects 0.000 description 4
- 238000004458 analytical method Methods 0.000 description 4
- 238000005457 optimization Methods 0.000 description 4
- 238000004590 computer program Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000005291 magnetic effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012938 design process Methods 0.000 description 2
- 238000012942 design verification Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000001902 propagating effect Effects 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000005294 ferromagnetic effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 235000013599 spices Nutrition 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
- G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/06—Power analysis or power optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
- G06F2207/7266—Hardware adaptation, e.g. dual rail logic; calculate add and double simultaneously
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Definitions
- the design process for electronic circuits includes a step for placement of circuit elements and routing of wires and interconnections. This can be carried out at the chip level - for integrated circuits or a field programmable gate array - or at a circuit board level - for printed circuit boards or other circuit packages.
- EDA Electronic design automation
- Cadence Design Systems, Inc. and Synopsys, Inc. are used during the place and route stage to optimize arrangements and enable increased complexity in design (as compared to manual layout).
- the physical design stage of an integrated circuit design process generally includes logic synthesis, floor planning, power planning, placement, clock tree synthesis, routing, verification, and "tapeout" (export of data in form for manufacturing). These stages may be carried out using associated tools that may individually or together form an EDA tool.
- EDA tool with automatic place and route (APR) software
- APR place and route
- a gate-level netlist which may be obtained from a logic synthesis tool (as part of the logic synthesis stage)
- placement stage standard-cell layout
- routing stage auto-routing cells
- the routed design can be exported from the APR tool in a format that can be understood by post analysis tools such as extraction or power analysis tools.
- a power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing EDA modules.
- the power planning phase module adds distributed power sources and/or a network of switching elements to the power frame(s) or ring(s) assigned to regions of a chip (that may be identified during a floor planning stage).
- the placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources added during the power planning phase.
- the routing phase module optimizes routing length to, for example, mask power consumption.
- Figure 1 shows a process flow diagram of an example EDA process.
- Figures 2A and IB show simplified representational diagrams of a power frame (Figure 2A) and an example network generated by a side channel aware power planning phase (Figure 2B).
- Figure 3 shows a simplified representational diagram of attached cells a generated by a side channel aware placement phase.
- Figure 4 shows a simplified representational diagram of attached cells with routing variation generated by a side channel aware routing phase.
- Figure 5 is a block diagram illustrating components of a computing device used in some embodiments.
- FIG. 1 shows a process flow diagram of an example EDA process.
- the example EDA process 100 can be carried out by a single software tool, by an EDA platform that integrates multiple software tools (e.g., various modules available from an EDA application provider), or by multiple software tools.
- the EDA process 100 can begin by importing of a design into a tool (101).
- This design can be in the form of a netlist.
- a netlist describes the connectivity of a circuit and may be in a format such as Verilog, VHDL, Spice, or other languages that can be synthesized and used by placement and routing tools (before manufacturing preparation).
- an initial floor planning stage (102) can be carried out in which regions for certain circuit elements are identified and partitioned accordingly.
- power planning (103) can be included to arrange one or more power frames and/or rings for the circuit element regions.
- a side channel aware power planning stage may occur (104).
- the side channel aware power planning stage may be carried out by a power planning phase module.
- distributed power sources and a network of switching elements are added to the power frame(s) and/or rings.
- the particular arrangement and number may initially be based on the number and type of elements indicated in the netlist or those identified during floor planning partitioning (102).
- standard cell placement can be carried out (105).
- a synthesized circuit netlist and a technology library are used to create a valid placement layout.
- Standard cells from a technology library
- a side channel aware cell placement is carried out (106).
- the side channel aware cell placement may be carried out by a placement phase module. Subsequent to the placement of cells and part of or subsequent to the side channel aware cell placement of operation 106, the cells are attached in a manner to receive power from the distributed power sources.
- the attach ratio (number of standard cells attached to each power source) can be determined by factors including, but not limited to, the type of standard cell (its load), expected switching activity, and other operating and environmental conditions (e.g., operating voltage range, clock frequency, operating temperature range).
- the placement of cells for attachment to a power source can be based on types of gates (e.g., whether an AND gate or a NOR gate).
- the side channel aware cell placement avoids or minimizes a cluster of a same type of gate (e.g., to not cluster AND gates together).
- the placement of the standard cells can be optimized to result in a favorable attach ratio in order to decrease the area and power consumption overheads.
- clock tree synthesis and optimization can be performed (107). Clock balancing can be performed after placement to improve performance, including reduction of clock skew.
- the placement phase - from power planning through clock tree synthesis can be iterative for optimization.
- the side channel aware power planning stage 104 is described before the placement stages, in some cases, the side channel aware power planning stage is applied after placement (but before routing).
- routing can be performed (108). Where placement determines the location of each active element or component, the routing step adds the wires needed to properly connect the placed components while obeying design rules.
- a side channel aware routing process (109) can be performed to mask power consumption (which may be carried out by a routing phase module).
- lengths of interconnects or other wiring can be optimized/adjusted for length to hide or obfuscate the power consumption.
- the distributed power sources and isolating switching elements are connected to the placed cells based on functional logic and to optimize data leakage through power signature. In some cases, the length of a route is made longer than would be expected when simply obeying design rules or optimizing for certain clocking.
- the observed power signature variation (and even electromagnetic radiation variation) may be mitigated.
- Design finishing (110), design verification (111), report generation (112), and design export (113) can be carried out using any suitable technique such as available by current EDA systems.
- design verification (111) it can be determined that the additional components such as the switches and the charge storage devices added during the power planning phase do not adversely impact the functional output of the design.
- a software tool or set of tools that optimize the design, layout, placement and routing of the gates, circuit elements, design blocks and chips can do so, in part, by iterating one or more of these processes with goals of mitigating the dependence of the power, voltage, current, electromagnetic radiation on the switching activity of the gates, circuit elements, design blocks and chips and/or the data processed, stored, and/or transported by gates, circuit elements, design blocks and chips.
- Other goals for optimization can include, but are not limited to, reducing the area, power consumption, speed of operation, testability, and manufacturability of the gates, circuit elements, design blocks, integrated circuits and chips.
- FIGS. 2A and 2B show simplified representational diagrams of a power frame (Figure 2A) and an example network generated by a side channel aware power planning phase (Figure 2B).
- a power frame 200 generally is formed in a ring, or frame, around a region in which circuit blocks will be located.
- a power grid of power rails 210 would be established at this stage or at a later stage for connecting underlying circuit blocks to the frame at appropriately positioned connectors.
- the side channel aware power planning module 104 e.g., by executing the software code stored at a location accessible by a processor of a computing system
- instead of power rails 210 directly connected to the metal frame 200 instead of power rails 210 directly connected to the metal frame 200, distributed power sources and switching elements are added to the power lines.
- the power frame/rings 200 are built in a manner that creates a network of distributed power sources - using charge storage devices 230.
- charge storage devices 230 can store charge and power a logic gate/gates (or other circuit element).
- Examples of charge storage devices 230 include capacitors (from passive or active components).
- a network of switching elements 220 become part of the power frame so that the distributed power sources (from the charge storage devices) can be isolated and the power signature created by the distributed power sources can be inhibited from being observed on external power rails.
- both the power rails/frames (positive, negative, etc.) and ground rails/frames can have the side channel aware power planning module applied.
- the power grid of power rails may or may not place all cells in an isolated power grid. For example, only those cells that contribute to secure leakage would be isolated while other cells could be placed outside the isolated power grid. The cells outside the isolated power grid can be used to add to the ambient noise to further improve side channel resistance.
- Figure 3 shows a simplified representational diagram of attached cells a generated by a side channel aware placement phase. As described with respect to operation 106, the placement of standard cells is optimized to result in a favorable attach ratio the distributed power sources (charge storage device 230 and switching element 220) so that loads supported by each charge storage device 230 can be optimized. It should be understood that the loads can be distributed uniformly or have other distribution characteristics. As shown in Figure 3, a set of standard cells with a logic gate 301, two inverters 302, and two AND gates 303 are provided so that there is not a cluster of a same type of gate.
- Figure 4 shows a simplified representational diagram of attached cells with routing variation generated by a side channel aware routing phase. In operation 109 side channel aware routing may adjust the lengths of the lines 400 between a cell and the power rail 210, between cells, and even the lengths of the power rails.
- FIG. 5 is a block diagram illustrating components of a computing device used in some embodiments.
- system 500 can be used in implementing a computing device executing an EDA software tool for one or more of the processes 100, including the side channel aware planning, placement, and/or routing processes illustrated in Figures 2A, 2B, 3, and 4.
- FIGs 2A, 2B, 3, and 4 It should be understood that aspects of the system described herein are applicable to both mobile and traditional desktop computers, as well as server computers and other computer systems. Accordingly, certain aspects described with respect to system 500 are applicable to server(s) on which a software tool may be carried out in the case of networked computing stations or web based tools.
- system 500 includes a processor 505 (e.g., CPU, GPU, FPGA) that processes data according to instructions of one or more application programs 510 (which can include the modules described herein for the EDA tools), and/or operating system (OS) 520.
- the processor 505 may be, or is included in, a system-on-chip (SoC) along with one or more other components such as network connectivity components, sensors, video display components. Other processing systems may be used.
- SoC system-on-chip
- the one or more application programs 510 may be loaded into memory 515 and run on or in association with the operating system 520.
- System 500 may also include a radio/network interface 535 that performs the function of transmitting and receiving radio frequency communications.
- the radio/network interface 535 facilitates wireless connectivity between system 500 and the "outside world," via a communications carrier or service provider. Transmissions to and from the radio/network interface 535 are conducted under control of the operating system 520, which disseminates communications received by the radio/network interface 535 to application programs 510 and vice versa.
- the radio/network interface 535 allows system 500 to communicate with other computing devices, including server computing devices and other client devices, over a network.
- data/information stored via the system 500 may include data caches stored locally on the device or the data may be stored on any number of storage media that may be accessed by the device via the radio/network interface 535 or via a wired connection between the device and a separate computing device associated with the device, for example, a server computer in a distributed computing network, such as the Internet.
- a separate computing device associated with the device
- data/information may be accessed through the device via the radio interface 535 or a distributed computing network.
- data/information may be readily transferred between computing devices for storage and use according to well-known data/information transfer and storage means, including electronic mail and collaborative data/information sharing systems.
- An audio interface 540 can be used to provide audible signals to and receive audible signals from the user.
- the audio interface 540 can be coupled to a speaker to provide audible output and to a microphone to receive audible input, such as to facilitate a telephone conversation or voice commands.
- System 500 may further include video interface 545 that enables an operation of an optional camera (not shown) to record still images, video stream, and the like.
- the video interface may also be used to capture certain images for input to a natural user interface (NUI).
- NUI natural user interface
- Visual output can be provided via a display 555.
- the display 555 may present graphical user interface ("GUI") elements, text, images, video, notifications, virtual buttons, virtual keyboards, messaging data, Internet content, device status, time, date, calendar data, preferences, map information, location information, and any other information that is capable of being presented in a visual form.
- GUI graphical user interface
- the display 555 may include functionality to be a touchscreen display.
- the display 555 may be a projected display.
- the display 555 may be integrated with the system 500 such as when the system 500 is embodied as a phone or tablet.
- the display 555 may be connected via wired or wireless means.
- the methods and processes described herein can be embodied as code and/or data.
- the software code and data described herein can be stored, for example as modules, on one or more computer readable media, which may include any device or medium that can store code and/or data for use by a computer system.
- computer readable storage media/medium should not be construed to consist of transitory propagating signals.
- embodiments of the subject invention may be implemented as a computer process, a computing system, or as an article of manufacture, such as a computer program product or computer-readable storage medium.
- Certain embodiments of the invention contemplate the use of a machine in the form of a computer system within which a set of instructions, when executed, can cause the system to perform any one or more of the methodologies discussed above, including providing a software tool or a set of software tools that can be used during the physical design of integrated circuits and/or printed circuit boards and/or system level design.
- the set of instructions for the software tool can be stored on a computer program product, which may be one or more computer readable storage media readable by a computer system and encoding a computer program including the set of instructions and other data associated with the software tool.
- a software tool is a software implement to help carry out a particular function (or functions).
- the described software tool can make decisions or take actions such as placement of gates or transistors or design blocks or chips, routing of gates or transistors or design elements or chips, and power supply design and/or power supply grid design and layout. The action are guided by the effect that these actions might have on dependence of the power consumption of the circuit elements, design blocks, and/or chips on any data that is being processed, stored, or transported in the integrated circuit and/or printed circuit board.
- the actions taken by the software tool may be adjusted, modified, or enhanced to mitigate the variation/dependence of the power consumption (voltage and/or current) as observed externally by means of observing the voltage/current signature at the supply pins of a chip/system/board and/or by observing the variation of the electromagnetic radiation nearby the chip or system.
- computer-readable storage media may include volatile and non-volatile memory, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data.
- Examples of computer-readable storage media include volatile memory such as random access memories (RAM, DRAM, SRAM); nonvolatile memory such as flash memory, various read-only-memories (ROM, PROM, EPROM, EEPROM), phase change memory, magnetic and ferromagnetic/ferroelectric memories (MRAM, FeRAM), and magnetic and optical storage devices (hard drives, magnetic tape, CDs, DVDs).
- RAM random access memories
- DRAM dynamic random access memories
- SRAM nonvolatile memory
- flash memory various read-only-memories
- PROM PROM
- EPROM EPROM
- EEPROM electrically erasable programmable read-only memory
- phase change memory magnetic and ferromagnetic/ferroelectric memories
- MRAM magnetic and ferromagnetic/ferroelectric memories
- FeRAM
Abstract
A power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing electronic design automation (EDA) software tools. The power planning phase module adds distributed power sources and a network of switching elements to the power frame or ring assigned to regions of a chip (that may be identified during a floor planning stage). The placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources already added or to be added during the power planning phase. The routing phase module optimizes routing length to, for example, mask power consumption.
Description
SIDE CHANNEL AWARE AUTOMATIC PLACE AND ROUTE
CROSS REFERENCE TO RELATED APPLICATION
[0001] This application claims the benefit of U.S. Provisional Patent Application Serial No. 62/292,685, filed February 8, 2016.
BACKGROUND
[0002 ] The design process for electronic circuits includes a step for placement of circuit elements and routing of wires and interconnections. This can be carried out at the chip level - for integrated circuits or a field programmable gate array - or at a circuit board level - for printed circuit boards or other circuit packages. Electronic design automation (EDA) tools, such as available through Cadence Design Systems, Inc. and Synopsys, Inc., are used during the place and route stage to optimize arrangements and enable increased complexity in design (as compared to manual layout).
[0003] The physical design stage of an integrated circuit design process generally includes logic synthesis, floor planning, power planning, placement, clock tree synthesis, routing, verification, and "tapeout" (export of data in form for manufacturing). These stages may be carried out using associated tools that may individually or together form an EDA tool. For example, in one EDA tool with automatic place and route (APR) software, a gate-level netlist, which may be obtained from a logic synthesis tool (as part of the logic synthesis stage), is physically implemented in a layout by placing standard-cell layout (placement stage) and then auto-routing cells (routing stage) based on the connections inferred from the netlist. Where the APR software is separate from that used in the subsequent stages, the routed design can be exported from the APR tool in a format that can be understood by post analysis tools such as extraction or power analysis tools.
BRIEF SUMMARY
[0004] Side channel aware automatic place and route tools and techniques are described that can be incorporated into or supplement electronic design automation (EDA) tools to enable automated inclusion and arrangement of elements that make it difficult to mount side channel analysis attacks on a core design.
[0005] A power planning phase module, a placement phase module, and a routing phase module are provided that can replace, supplement, or enhance existing EDA modules.
The power planning phase module adds distributed power sources and/or a network of switching elements to the power frame(s) or ring(s) assigned to regions of a chip (that may be identified during a floor planning stage). The placement phase module optimizes a number and type of cells attached to each power source of the distributed power sources added during the power planning phase. The routing phase module optimizes routing length to, for example, mask power consumption.
[0006] This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.
BRIEF DESCRIPTION OF THE DRAWINGS
[0007] Figure 1 shows a process flow diagram of an example EDA process.
[0008] Figures 2A and IB show simplified representational diagrams of a power frame (Figure 2A) and an example network generated by a side channel aware power planning phase (Figure 2B).
[0009] Figure 3 shows a simplified representational diagram of attached cells a generated by a side channel aware placement phase.
[0010] Figure 4 shows a simplified representational diagram of attached cells with routing variation generated by a side channel aware routing phase.
[001 1 ] Figure 5 is a block diagram illustrating components of a computing device used in some embodiments.
DETAILED DISCLOSURE
[0012] Side channel aware automatic place and route tools and techniques are described that can be incorporated into or supplement electronic design automation (EDA) tools to enable automated inclusion and arrangement of elements that make it difficult to mount side channel analysis attacks on a core design.
[0013] Figure 1 shows a process flow diagram of an example EDA process. The example EDA process 100 can be carried out by a single software tool, by an EDA platform that integrates multiple software tools (e.g., various modules available from an EDA application provider), or by multiple software tools. Referring to Figure 1, the EDA process
100 can begin by importing of a design into a tool (101). This design can be in the form of a netlist. A netlist describes the connectivity of a circuit and may be in a format such as Verilog, VHDL, Spice, or other languages that can be synthesized and used by placement and routing tools (before manufacturing preparation). Optionally, an initial floor planning stage (102) can be carried out in which regions for certain circuit elements are identified and partitioned accordingly. In addition, power planning (103) can be included to arrange one or more power frames and/or rings for the circuit element regions.
[0014] Here, a side channel aware power planning stage may occur (104). The side channel aware power planning stage may be carried out by a power planning phase module. In operation 104, distributed power sources and a network of switching elements are added to the power frame(s) and/or rings. The particular arrangement and number may initially be based on the number and type of elements indicated in the netlist or those identified during floor planning partitioning (102).
[0015] Then, using the netlist, standard cell placement can be carried out (105). During placement, a synthesized circuit netlist and a technology library are used to create a valid placement layout. Standard cells (from a technology library) can be used to facilitate placement (as the cells are of known size and characteristics). As part of the standard cell placement, or after initial placement of the standard cells, a side channel aware cell placement is carried out (106). The side channel aware cell placement may be carried out by a placement phase module. Subsequent to the placement of cells and part of or subsequent to the side channel aware cell placement of operation 106, the cells are attached in a manner to receive power from the distributed power sources. The attach ratio (number of standard cells attached to each power source) can be determined by factors including, but not limited to, the type of standard cell (its load), expected switching activity, and other operating and environmental conditions (e.g., operating voltage range, clock frequency, operating temperature range). For example, the placement of cells for attachment to a power source can be based on types of gates (e.g., whether an AND gate or a NOR gate). In one optimization scenario, the side channel aware cell placement avoids or minimizes a cluster of a same type of gate (e.g., to not cluster AND gates together). The placement of the standard cells can be optimized to result in a favorable attach ratio in order to decrease the area and power consumption overheads. The number of gates attached to be supported by a particular power source can vary across power sources since the number may be based on the load/type of gate; rather than the number of gates.
[0016] Following placement, clock tree synthesis and optimization can be performed (107). Clock balancing can be performed after placement to improve performance, including reduction of clock skew. The placement phase - from power planning through clock tree synthesis can be iterative for optimization. In addition, although the side channel aware power planning stage 104 is described before the placement stages, in some cases, the side channel aware power planning stage is applied after placement (but before routing).
[0017] Following placement, routing can be performed (108). Where placement determines the location of each active element or component, the routing step adds the wires needed to properly connect the placed components while obeying design rules. During the routing phase, a side channel aware routing process (109) can be performed to mask power consumption (which may be carried out by a routing phase module). In operation 109, lengths of interconnects or other wiring can be optimized/adjusted for length to hide or obfuscate the power consumption. The distributed power sources and isolating switching elements are connected to the placed cells based on functional logic and to optimize data leakage through power signature. In some cases, the length of a route is made longer than would be expected when simply obeying design rules or optimizing for certain clocking.
[0018] Through side channel aware power planning and at least one of the side channel aware placement and side channel aware routing, the observed power signature variation (and even electromagnetic radiation variation) may be mitigated.
[0019] Design finishing (110), design verification (111), report generation (112), and design export (113) can be carried out using any suitable technique such as available by current EDA systems. During the design verification (111), it can be determined that the additional components such as the switches and the charge storage devices added during the power planning phase do not adversely impact the functional output of the design.
[0020] A software tool or set of tools that optimize the design, layout, placement and routing of the gates, circuit elements, design blocks and chips can do so, in part, by iterating one or more of these processes with goals of mitigating the dependence of the power, voltage, current, electromagnetic radiation on the switching activity of the gates, circuit elements, design blocks and chips and/or the data processed, stored, and/or transported by gates, circuit elements, design blocks and chips. Other goals for optimization can include, but are not limited to, reducing the area, power consumption, speed of operation, testability, and manufacturability of the gates, circuit elements, design blocks, integrated circuits and chips.
[ 0021 ] Figures 2A and 2B show simplified representational diagrams of a power frame (Figure 2A) and an example network generated by a side channel aware power planning phase (Figure 2B). As illustrated in Figure 2A, a power frame 200 generally is formed in a ring, or frame, around a region in which circuit blocks will be located. A power grid of power rails 210 would be established at this stage or at a later stage for connecting underlying circuit blocks to the frame at appropriately positioned connectors. However, by executing the side channel aware power planning module 104 (e.g., by executing the software code stored at a location accessible by a processor of a computing system), instead of power rails 210 directly connected to the metal frame 200, distributed power sources and switching elements are added to the power lines.
[0022] For example, as shown in Figure 2B, the power frame/rings 200 are built in a manner that creates a network of distributed power sources - using charge storage devices 230. These charge storage devices 230 can store charge and power a logic gate/gates (or other circuit element). Examples of charge storage devices 230 include capacitors (from passive or active components). A network of switching elements 220 become part of the power frame so that the distributed power sources (from the charge storage devices) can be isolated and the power signature created by the distributed power sources can be inhibited from being observed on external power rails.
[0023] It should be understood that both the power rails/frames (positive, negative, etc.) and ground rails/frames can have the side channel aware power planning module applied. In addition, in some cases, the power grid of power rails may or may not place all cells in an isolated power grid. For example, only those cells that contribute to secure leakage would be isolated while other cells could be placed outside the isolated power grid. The cells outside the isolated power grid can be used to add to the ambient noise to further improve side channel resistance.
[0024] Figure 3 shows a simplified representational diagram of attached cells a generated by a side channel aware placement phase. As described with respect to operation 106, the placement of standard cells is optimized to result in a favorable attach ratio the distributed power sources (charge storage device 230 and switching element 220) so that loads supported by each charge storage device 230 can be optimized. It should be understood that the loads can be distributed uniformly or have other distribution characteristics. As shown in Figure 3, a set of standard cells with a logic gate 301, two inverters 302, and two AND gates 303 are provided so that there is not a cluster of a same type of gate.
[0025] Figure 4 shows a simplified representational diagram of attached cells with routing variation generated by a side channel aware routing phase. In operation 109 side channel aware routing may adjust the lengths of the lines 400 between a cell and the power rail 210, between cells, and even the lengths of the power rails.
[0026] Figure 5 is a block diagram illustrating components of a computing device used in some embodiments. For example, system 500 can be used in implementing a computing device executing an EDA software tool for one or more of the processes 100, including the side channel aware planning, placement, and/or routing processes illustrated in Figures 2A, 2B, 3, and 4. It should be understood that aspects of the system described herein are applicable to both mobile and traditional desktop computers, as well as server computers and other computer systems. Accordingly, certain aspects described with respect to system 500 are applicable to server(s) on which a software tool may be carried out in the case of networked computing stations or web based tools.
[0027] For example, system 500 includes a processor 505 (e.g., CPU, GPU, FPGA) that processes data according to instructions of one or more application programs 510 (which can include the modules described herein for the EDA tools), and/or operating system (OS) 520. The processor 505 may be, or is included in, a system-on-chip (SoC) along with one or more other components such as network connectivity components, sensors, video display components. Other processing systems may be used. The one or more application programs 510 may be loaded into memory 515 and run on or in association with the operating system 520.
[0028] System 500 may also include a radio/network interface 535 that performs the function of transmitting and receiving radio frequency communications. The radio/network interface 535 facilitates wireless connectivity between system 500 and the "outside world," via a communications carrier or service provider. Transmissions to and from the radio/network interface 535 are conducted under control of the operating system 520, which disseminates communications received by the radio/network interface 535 to application programs 510 and vice versa. The radio/network interface 535 allows system 500 to communicate with other computing devices, including server computing devices and other client devices, over a network.
[0029] In various implementations, data/information stored via the system 500 may include data caches stored locally on the device or the data may be stored on any number of storage media that may be accessed by the device via the radio/network interface 535 or via a
wired connection between the device and a separate computing device associated with the device, for example, a server computer in a distributed computing network, such as the Internet. As should be appreciated such data/information may be accessed through the device via the radio interface 535 or a distributed computing network. Similarly, such data/information may be readily transferred between computing devices for storage and use according to well-known data/information transfer and storage means, including electronic mail and collaborative data/information sharing systems.
[0030] An audio interface 540 can be used to provide audible signals to and receive audible signals from the user. For example, the audio interface 540 can be coupled to a speaker to provide audible output and to a microphone to receive audible input, such as to facilitate a telephone conversation or voice commands. System 500 may further include video interface 545 that enables an operation of an optional camera (not shown) to record still images, video stream, and the like. The video interface may also be used to capture certain images for input to a natural user interface (NUI).
[0031 ] Visual output can be provided via a display 555. The display 555 may present graphical user interface ("GUI") elements, text, images, video, notifications, virtual buttons, virtual keyboards, messaging data, Internet content, device status, time, date, calendar data, preferences, map information, location information, and any other information that is capable of being presented in a visual form.
[0032] The display 555 may include functionality to be a touchscreen display. The display 555 may be a projected display. The display 555 may be integrated with the system 500 such as when the system 500 is embodied as a phone or tablet. The display 555 may be connected via wired or wireless means.
[0033] The methods and processes described herein can be embodied as code and/or data. The software code and data described herein can be stored, for example as modules, on one or more computer readable media, which may include any device or medium that can store code and/or data for use by a computer system. As used herein, computer readable storage media/medium should not be construed to consist of transitory propagating signals.
[0034] Accordingly, embodiments of the subject invention may be implemented as a computer process, a computing system, or as an article of manufacture, such as a computer program product or computer-readable storage medium. Certain embodiments of the invention contemplate the use of a machine in the form of a computer system within which a set of instructions, when executed, can cause the system to perform any one or more of the
methodologies discussed above, including providing a software tool or a set of software tools that can be used during the physical design of integrated circuits and/or printed circuit boards and/or system level design. The set of instructions for the software tool can be stored on a computer program product, which may be one or more computer readable storage media readable by a computer system and encoding a computer program including the set of instructions and other data associated with the software tool.
[0035] A software tool is a software implement to help carry out a particular function (or functions). The described software tool can make decisions or take actions such as placement of gates or transistors or design blocks or chips, routing of gates or transistors or design elements or chips, and power supply design and/or power supply grid design and layout. The action are guided by the effect that these actions might have on dependence of the power consumption of the circuit elements, design blocks, and/or chips on any data that is being processed, stored, or transported in the integrated circuit and/or printed circuit board. The actions taken by the software tool may be adjusted, modified, or enhanced to mitigate the variation/dependence of the power consumption (voltage and/or current) as observed externally by means of observing the voltage/current signature at the supply pins of a chip/system/board and/or by observing the variation of the electromagnetic radiation nearby the chip or system.
[0036] By way of example, and not limitation, computer-readable storage media may include volatile and non-volatile memory, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data. Examples of computer-readable storage media include volatile memory such as random access memories (RAM, DRAM, SRAM); nonvolatile memory such as flash memory, various read-only-memories (ROM, PROM, EPROM, EEPROM), phase change memory, magnetic and ferromagnetic/ferroelectric memories (MRAM, FeRAM), and magnetic and optical storage devices (hard drives, magnetic tape, CDs, DVDs). As used herein, in no case does the term "storage media" consist of transitory propagating signals.
[0037] Although the subject matter has been described in language specific to structural features and/or acts, it is to be understood that the subject matter defined in the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as examples of implementing the claims and other equivalent features and acts that would be recognized by one skilled in the art are intended to be within the scope of the claims.
Claims
1. A computer readable storage medium having instructions stored thereon for an electronic design automation tool that when executed by a processing system, direct the processing system to:
add charge storage elements and switching elements to a power frame;
identify an attach ratio for one or more types of standard cells for attachment to each charge storage element and place appropriate standard cells in groupings to result in a desired attach ratio; and
vary routing length to adjust power signature.
2. The media of claim 1 , wherein the instructions to add the charge storage elements and switching elements to the power frame direct the processing system to:
insert a charge storage element and corresponding switching elements between each power rail belonging to an isolated section and the power frame.
3. The media of claim 1 or 2, wherein the instructions to add the charge storage elements and switching elements to the power frame direct the processing system to:
insert a charge storage element and corresponding switching elements between each ground rail belonging to an isolated section and the power frame.
4. The media of any of claims 1 -3, wherein the instructions to identify the attach ratio for the one or more types of standard cells and place the appropriate standard cells in groupings to result in the desired attach ratio direct the processing system to:
determine an optimized attachment arrangement based on mitigating dependence of switching to one or both of power consumption and electromagnetic radiation.
5. The media of any of claims 1 -4, wherein the instructions to identify the attach ratio for the one or more types of standard cells and place the appropriate standard cells in groupings to result in the desired attach ratio direct the processing system to:
minimize clusters of a same gate type in a grouping.
6. The media of any of claims 1-5, wherein the instructions to identify the attach ratio for the one or more types of standard cells and place the appropriate standard cells in groupings to result in the desired attach ratio direct the processing system to:
optimize placement based on number of gates in a grouping.
7. A computer-implemented method for side channel aware automatic place and route, comprising:
determining, for a layout, an optimized attachment arrangement for elements indicated in a netlist identified during a floor planning partitioning based on mitigating dependence of switching to one or both of power consumption and electromagnetic radiation.
8. The method of claim 7, wherein determining the optimized attachment arrangement comprises:
identifying an attach ratio for one or more types of standard cells for attachment to each charge storage element used for isolation; and
placing appropriate standard cells in groupings to result in a desired attach ratio.
9. The method of claims 7 or 8, wherein the optimized attachment arrangement is based on gate type or load.
10. The method of claim 9, wherein gates of a same type are distributed to minimize clusters of a same gate type.
11. The method of any of claims 7-9, wherein the optimized attachment arrangement is based on number of gates.
12. The method of any of claims 7-11, further comprising:
inserting, to the layout, distributed power sources and switching elements to power lines.
13. The method of claim 12, wherein inserting, to the layout, the distributed power sources and the switching elements to the power lines comprises:
inserting a charge storage element and corresponding switching elements between each power rail of the power lines belonging to an isolated section and a power frame.
14. The method of any of claims 7-13, further comprising:
inserting, to the layout, distributed power sources and switching elements to ground lines.
15. The method of claim 14, wherein inserting, to the layout, the distributed power sources and the switching elements to the ground lines comprises:
inserting a charge storage element and corresponding switching elements between each ground rail of the ground lines belonging to an isolated section and a power frame.
16. The method of any of claims 7-15, further comprising:
varying routing length of interconnects and wiring to mask power consumption.
17. A system for side channel aware automatic place and route, comprising:
a processing system;
memory; and
a power planning phase module stored on the memory,
wherein the power planning phase module is configured to add distributed power sources and a network of switching elements to a power frame or ring assigned to regions of a chip.
18. The system of claim 17, wherein the power planning phase module adds the distributed power sources based on a number or type of elements indicated in a netlist.
19. The system of claims 17 or 18, wherein the power planning phase module adds the distributed power sources based on a number or type of elements identified during a floor planning partitioning.
20. The system of any of claims 17-19, further comprising a placement phase module stored on the memory, wherein the placement phase module is configured to optimize, for impact on observable power consumption, a number and type of cells attached to each power source of the distributed power sources.
21. The system any of claims 17-19, further comprising a placement phase module stored on the memory, wherein the placement phase module is configured to identify an attach ratio for one or more types of standard cells for attachment to each power source of the distributed power sources; and place appropriate standard cells in groupings to result in a desired attach ratio.
22. The system of any of claims 17-21 , further comprising a routing phase module, wherein the routing phase module is configured to vary routing length of interconnects or other wiring to adjust power signature.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP17750613.6A EP3414642A4 (en) | 2016-02-08 | 2017-02-07 | Side channel aware automatic place and route |
CN201780009784.6A CN108604106B (en) | 2016-02-08 | 2017-02-07 | Side channel aware automatic placement and routing |
US16/076,304 US10860771B2 (en) | 2016-02-08 | 2017-02-07 | Side channel aware automatic place and route |
US17/097,144 US11526646B2 (en) | 2016-02-08 | 2020-11-13 | Side channel aware automatic place and route |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662292685P | 2016-02-08 | 2016-02-08 | |
US62/292,685 | 2016-02-08 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/076,304 A-371-Of-International US10860771B2 (en) | 2016-02-08 | 2017-02-07 | Side channel aware automatic place and route |
US17/097,144 Division US11526646B2 (en) | 2016-02-08 | 2020-11-13 | Side channel aware automatic place and route |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017139241A1 true WO2017139241A1 (en) | 2017-08-17 |
Family
ID=59563477
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2017/016771 WO2017139241A1 (en) | 2016-02-08 | 2017-02-07 | Side channel aware automatic place and route |
Country Status (4)
Country | Link |
---|---|
US (2) | US10860771B2 (en) |
EP (1) | EP3414642A4 (en) |
CN (1) | CN108604106B (en) |
WO (1) | WO2017139241A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI712984B (en) * | 2019-12-06 | 2020-12-11 | 瑞昱半導體股份有限公司 | Method and apparatus for performing power mesh optimization with aid of additional wires |
CN112989742B (en) * | 2019-12-13 | 2024-01-02 | 瑞昱半导体股份有限公司 | Method and device for grid optimization by means of additional wires |
US20220366113A1 (en) * | 2021-05-13 | 2022-11-17 | International Business Machines Corporation | Protecting Against Emission Based Side Channel Detection |
CN115758983B (en) * | 2022-11-14 | 2023-10-20 | 深圳市奇普乐芯片技术有限公司 | Wiring method, wiring device, terminal and storage medium |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110276937A1 (en) * | 2005-06-24 | 2011-11-10 | Pulsic Limited | Integrated Circuit Routing with Compaction |
US8324937B2 (en) * | 2004-02-13 | 2012-12-04 | The Regents Of The University Of California | Methods for differential pair conductor routing in a logic circuit |
US8504968B2 (en) * | 2011-04-17 | 2013-08-06 | Jesse Conrad Newcomb | Method to determine high level power distribution and interface problems in complex integrated circuits |
US20140167837A1 (en) * | 2012-11-12 | 2014-06-19 | Chaologix, Inc. | Charge distribution control for secure systems |
Family Cites Families (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4616145A (en) * | 1984-04-02 | 1986-10-07 | General Electric Company | Adjustable CMOS hysteresis limiter |
JP2776086B2 (en) * | 1991-02-07 | 1998-07-16 | 三菱電機株式会社 | Power supply for live line replacement |
US6002268A (en) * | 1993-01-08 | 1999-12-14 | Dynachip Corporation | FPGA with conductors segmented by active repeaters |
US5656834A (en) * | 1994-09-19 | 1997-08-12 | Philips Electronics North America Corporation | IC standard cell designed with embedded capacitors |
JP3178399B2 (en) * | 1997-12-04 | 2001-06-18 | 日本電気株式会社 | Semiconductor integrated circuit, device arrangement method thereof, and method of manufacturing the same |
WO2000001100A1 (en) * | 1998-06-26 | 2000-01-06 | Ascom Nordic A/S | An apparatus and method for secure information processing |
US6397170B1 (en) * | 1998-08-18 | 2002-05-28 | International Business Machines Corporation | Simulation based power optimization |
JP2002041126A (en) * | 2000-07-27 | 2002-02-08 | Toshiba Corp | Method and system for producing semiconductor device |
US6711719B2 (en) * | 2001-08-13 | 2004-03-23 | International Business Machines Corporation | Method and apparatus for reducing power consumption in VLSI circuit designs |
WO2003069452A2 (en) * | 2002-02-15 | 2003-08-21 | Multigig Limited | Electronic circuits |
DE10214898B4 (en) * | 2002-04-04 | 2009-02-05 | Infineon Technologies Ag | memory circuit |
US7739624B2 (en) * | 2002-07-29 | 2010-06-15 | Synopsys, Inc. | Methods and apparatuses to generate a shielding mesh for integrated circuit devices |
US7943436B2 (en) * | 2002-07-29 | 2011-05-17 | Synopsys, Inc. | Integrated circuit devices and methods and apparatuses for designing integrated circuit devices |
US6938233B2 (en) * | 2002-08-09 | 2005-08-30 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for designing semiconductor integrated circuit device based on voltage drop distribution |
US7805697B2 (en) * | 2002-12-06 | 2010-09-28 | Multigig Inc. | Rotary clock synchronous fabric |
US6950998B1 (en) * | 2003-04-22 | 2005-09-27 | Xilinx, Inc. | Place-and-route with power analysis |
CA2430204C (en) * | 2003-05-28 | 2005-01-04 | William D. Fraser | Grain moisture sensor |
DE10324565A1 (en) * | 2003-05-30 | 2004-12-30 | Chipvision Desigin Systems Ag | Process and device to design micro electronic circuits by means of high- level-synthesis has capability to plan circuits with as little power loss as possible |
US7000204B2 (en) * | 2003-09-02 | 2006-02-14 | Hewlett-Packard Development Company, L.P. | Power estimation based on power characterizations |
US7248757B2 (en) * | 2003-12-15 | 2007-07-24 | Canon Kabushiki Kaisha | Method, device and computer program for designing a circuit having electric wires and optical connections |
JP2005217321A (en) | 2004-01-30 | 2005-08-11 | Nec Electronics Corp | Automatic arrangement wiring device, method for arrangement wiring semiconductor device, semiconductor device and its manufacturing method |
US20070234266A1 (en) * | 2004-02-07 | 2007-10-04 | Chao-Chiang Chen | Method of optimizing IC logic performance by static timing based parasitic budgeting |
US7200832B2 (en) * | 2004-03-26 | 2007-04-03 | Lsi Logic Corp | Macro cell for integrated circuit physical layer interface |
US7279926B2 (en) * | 2004-05-27 | 2007-10-09 | Qualcomm Incoporated | Headswitch and footswitch circuitry for power management |
JP2006086331A (en) * | 2004-09-16 | 2006-03-30 | Matsushita Electric Ind Co Ltd | Standard cell, semiconductor device provided therewith, and method of forming layout thereof |
US7231625B2 (en) * | 2004-09-28 | 2007-06-12 | Lsi Corporation | Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design |
JP2006196872A (en) * | 2004-12-17 | 2006-07-27 | Matsushita Electric Ind Co Ltd | Standard cell, standard cell library, semiconductor device, and layout method of them |
JP4205662B2 (en) * | 2004-12-28 | 2009-01-07 | パナソニック株式会社 | Semiconductor integrated circuit design method |
US7882464B1 (en) * | 2005-02-14 | 2011-02-01 | Cadence Design Systems, Inc. | Method and system for power distribution analysis |
US7418683B1 (en) * | 2005-09-21 | 2008-08-26 | Cadence Design Systems, Inc | Constraint assistant for circuit design |
WO2007050799A2 (en) * | 2005-10-24 | 2007-05-03 | Clearshape Technologies, Inc. | Incorporating manufacturing variations in the analysis of integrated circuit design |
US7761831B2 (en) * | 2005-12-29 | 2010-07-20 | Mosaid Technologies Incorporated | ASIC design using clock and power grid standard cell |
US7463057B1 (en) * | 2006-03-29 | 2008-12-09 | Altera Corporation | Integrated circuits with adjustable memory element power supplies |
US20080115092A1 (en) * | 2006-11-13 | 2008-05-15 | Nair Pratheep A | Addressing power supply voltage drops within an integrated circuit using on-cell capacitors |
WO2008067494A1 (en) * | 2006-11-29 | 2008-06-05 | Rambus Inc. | Integrated circuit with built-in heating circuitry to reverse operational degeneration |
JP4320340B2 (en) * | 2006-12-15 | 2009-08-26 | 川崎マイクロエレクトロニクス株式会社 | Semiconductor integrated circuit design method and semiconductor integrated circuit |
US7994543B2 (en) * | 2007-07-26 | 2011-08-09 | Oracle America, Inc. | Via antenna fix in deep sub-micron circuit designs |
US8359173B2 (en) * | 2007-11-07 | 2013-01-22 | Northwestern University | System and methods for dynamic power estimation for a digital circuit |
US8245174B2 (en) * | 2009-07-23 | 2012-08-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Double patterning friendly lithography method and system |
GB201003009D0 (en) * | 2010-02-23 | 2010-04-07 | Cambridge Silicon Radio Ltd | Improved memory design |
US8273610B2 (en) * | 2010-11-18 | 2012-09-25 | Monolithic 3D Inc. | Method of constructing a semiconductor device and structure |
JP5564444B2 (en) * | 2011-01-25 | 2014-07-30 | 株式会社日立製作所 | Wiring work instruction method |
US8451026B2 (en) * | 2011-05-13 | 2013-05-28 | Arm Limited | Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells |
WO2013018061A1 (en) * | 2011-08-03 | 2013-02-07 | Ben Gurion University Of The Negev Research And Development Authority | Device and method for dual-mode logic |
US8631372B2 (en) * | 2012-02-10 | 2014-01-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method of electromigration mitigation in stacked IC designs |
JP5947580B2 (en) * | 2012-03-23 | 2016-07-06 | ローム株式会社 | Decoupled capacitor cell, cell-based IC, cell-based IC layout system and layout method |
US20140040847A1 (en) * | 2012-08-01 | 2014-02-06 | Lsi Corporation | System and method for generating physical deterministic boundary interconnect features for dual patterning technologies |
US8912814B2 (en) * | 2012-11-12 | 2014-12-16 | Chaologix, Inc. | Clocked charge domain logic |
US9465899B2 (en) * | 2013-03-15 | 2016-10-11 | Freescale Semiconductor, Inc. | Method for provisioning decoupling capacitance in an integrated circuit |
US10374512B2 (en) * | 2013-03-15 | 2019-08-06 | Psemi Corporation | Switch-timing in a switched-capacitor power converter |
US8724353B1 (en) * | 2013-03-15 | 2014-05-13 | Arctic Sand Technologies, Inc. | Efficient gate drivers for switched capacitor converters |
JP6163978B2 (en) * | 2013-08-30 | 2017-07-19 | 富士通株式会社 | Semiconductor integrated circuit |
GB2525864B (en) * | 2014-05-06 | 2021-04-07 | Advanced Risc Mach Ltd | Clock frequency reduction for an electronic device |
US9665672B2 (en) * | 2015-04-27 | 2017-05-30 | Christian Dufour | Method and system for reducing power losses and state-overshoots in simulators for switched power electronic circuit |
US20170093184A1 (en) * | 2015-09-25 | 2017-03-30 | Voolt, Llc | Method, system and device for power cell management |
US10733350B1 (en) * | 2015-12-30 | 2020-08-04 | Sharat C Prasad | On-chip and system-area multi-processor interconnection networks in advanced processes for maximizing performance minimizing cost and energy |
US10158365B2 (en) * | 2016-07-29 | 2018-12-18 | Movellus Circuits, Inc. | Digital, reconfigurable frequency and delay generator with phase measurement |
WO2018042986A1 (en) * | 2016-08-29 | 2018-03-08 | 株式会社ソシオネクスト | Semiconductor integrated circuit device |
US10539997B2 (en) * | 2016-09-02 | 2020-01-21 | Qualcomm Incorporated | Ultra-low-power design memory power reduction scheme |
US10164768B1 (en) * | 2018-02-23 | 2018-12-25 | Qualcomm Incorporated | Method and apparatus for differential power analysis (DPA) resilience security in cryptography processors |
US11082202B2 (en) * | 2018-06-01 | 2021-08-03 | Arm Limited | Fault injection attack detection in integrated circuits |
-
2017
- 2017-02-07 EP EP17750613.6A patent/EP3414642A4/en active Pending
- 2017-02-07 WO PCT/US2017/016771 patent/WO2017139241A1/en active Application Filing
- 2017-02-07 CN CN201780009784.6A patent/CN108604106B/en active Active
- 2017-02-07 US US16/076,304 patent/US10860771B2/en active Active
-
2020
- 2020-11-13 US US17/097,144 patent/US11526646B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8324937B2 (en) * | 2004-02-13 | 2012-12-04 | The Regents Of The University Of California | Methods for differential pair conductor routing in a logic circuit |
US20110276937A1 (en) * | 2005-06-24 | 2011-11-10 | Pulsic Limited | Integrated Circuit Routing with Compaction |
US8504968B2 (en) * | 2011-04-17 | 2013-08-06 | Jesse Conrad Newcomb | Method to determine high level power distribution and interface problems in complex integrated circuits |
US20140167837A1 (en) * | 2012-11-12 | 2014-06-19 | Chaologix, Inc. | Charge distribution control for secure systems |
Non-Patent Citations (1)
Title |
---|
See also references of EP3414642A4 * |
Also Published As
Publication number | Publication date |
---|---|
US11526646B2 (en) | 2022-12-13 |
EP3414642A1 (en) | 2018-12-19 |
CN108604106B (en) | 2021-06-01 |
CN108604106A (en) | 2018-09-28 |
US20210064809A1 (en) | 2021-03-04 |
US20190042688A1 (en) | 2019-02-07 |
US10860771B2 (en) | 2020-12-08 |
EP3414642A4 (en) | 2020-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11526646B2 (en) | Side channel aware automatic place and route | |
US8775993B2 (en) | Integrated circuit design flow with layout-dependent effects | |
CN101187957B (en) | System and method for designing multiple latch unit layout of integrated circuit public clock domain clock aware placement | |
US7634743B1 (en) | Method for updating a placed and routed netlist | |
US8621409B2 (en) | System and method for reducing layout-dependent effects | |
US8656329B1 (en) | System and method for implementing power integrity topology adapted for parametrically integrated environment | |
US9740815B2 (en) | Electromigration-aware integrated circuit design methods and systems | |
US9767240B2 (en) | Temperature-aware integrated circuit design methods and systems | |
US8806413B2 (en) | Gradient AOCV methodology enabling graph-based timing closure with AOCV timing models | |
US20150112646A1 (en) | METHODS OF DESIGNING THREE DIMENSIONAL (3D) INTEGRATED CIRCUITS (ICs) (3DICs) AND RELATED SYSTEMS AND COMPONENTS | |
US7689964B2 (en) | System and method for routing connections | |
US20210173999A1 (en) | Electrical circuit design using cells with metal lines | |
US10977410B2 (en) | IC routing for silicon circuits with smaller geometries | |
CN114841104A (en) | Time sequence optimization circuit and method, chip and electronic equipment | |
Farooq et al. | Pre-silicon verification using multi-FPGA platforms: A review | |
US8972916B1 (en) | Method and system for checking the inter-chip connectivity of a three-dimensional integrated circuit | |
EP3239865A1 (en) | Method for analyzing ir drop and electromigration of ic | |
US10534887B1 (en) | Power domain placement of circuit components in advance node custom design | |
US20150186586A1 (en) | Integrated circuit layouts and methods to improve performance | |
US20170213814A1 (en) | Implant Structure for Area Reduction | |
JP6524782B2 (en) | Design method and design system | |
Xiong et al. | Extended global routing with RLC crosstalk constraints | |
US8966418B2 (en) | Priority based layout versus schematic (LVS) | |
CN107291563A (en) | A kind of call method and device of back-end code plug-in unit | |
Golshan et al. | Placement and Timing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17750613 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2017750613 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2017750613 Country of ref document: EP Effective date: 20180910 |