WO2017111697A1 - A method of fabricating a heterojunction all-back-contact solar cell - Google Patents

A method of fabricating a heterojunction all-back-contact solar cell Download PDF

Info

Publication number
WO2017111697A1
WO2017111697A1 PCT/SG2015/050506 SG2015050506W WO2017111697A1 WO 2017111697 A1 WO2017111697 A1 WO 2017111697A1 SG 2015050506 W SG2015050506 W SG 2015050506W WO 2017111697 A1 WO2017111697 A1 WO 2017111697A1
Authority
WO
WIPO (PCT)
Prior art keywords
emitter
layer
forming
back surface
surface field
Prior art date
Application number
PCT/SG2015/050506
Other languages
French (fr)
Inventor
Rolf Stangl
Johnson WONG
Thomas Mueller
Original Assignee
Trina Solar Energy Development Pte Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Trina Solar Energy Development Pte Ltd. filed Critical Trina Solar Energy Development Pte Ltd.
Priority to PCT/SG2015/050506 priority Critical patent/WO2017111697A1/en
Publication of WO2017111697A1 publication Critical patent/WO2017111697A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H01L31/022441Electrode arrangements specially adapted for back-contact solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022466Electrodes made of transparent conductive layers, e.g. TCO, ITO layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/0745Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
    • H01L31/0747Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells

Definitions

  • the present invention relates broadly to a method of fabricating a heterojunction all-back contact solar cell.
  • P-type silicon wafers are typically used in a silicon wafer solar cell as the base substrate. Excess charge carrier separation can be achieved by forming homojunctions in the solar cell to improve the efficiency of a solar cell. For example, excess charge carrier separation can be achieved in a P-type silicon wafer solar cell by forming a full-area diffused p/n + homojunction (minority carrier collection) and a full-area diffused p/p + homojunction (majority carrier collection) by high temperature thermal diffusion process and high temperature contact firing respectively.
  • solar cell efficiency can also be improved if an n-type silicon wafer is used as the base substrate. This is because the light-induced degradation observed in p-type silicon (due to metastable boron-oxygen complexes) may be avoided, thus achieving higher open-circuit voltages.
  • electron-capture coefficient is usually higher than hole-capture coefficient in crystalline silicon. Thus, n-type silicon may cause lower minority carrier recombination rate.
  • Diffused homojunction point (or line) contacts or thin film deposited full area heterojunction contacts can also be formed in a solar cell to improve the efficiency of the solar cell. All-back-contact solar cells with all contacts formed at the rear side of the solar cell may avoid shading of the front side metallic grid and thus have an even higher efficiency at the expense of added complexity in patterning the rear surface of the wafer and the deposited layers.
  • Surface passivation is also important for enhancing the efficiency of silicon wafer solar cells. All sides of the wafer have to be efficiently passivated. If diffused homojunction point or line contacts are formed in solar cell (conventional homojunction approach), surface passivation is usually achieved by using electrically insulating passivation layers which may contain a large amount of interface charges (field effect passivation).
  • the materials that are used as passivation layer include silicon nitride (SiN x ), which has large amount of positive interface charge, and aluminium oxide (AlO x ), which has large amount of negative interface charge. Small contact openings are formed within these electrically insulating passivation layers to form a contact to highly doped homojunction regions of the wafer.
  • Conventional diffused homojunction contacts may form local contacts towards either a full-area diffused region or towards a local-area diffused region of the wafer.
  • the latter approach increases the open-circuit voltage of the solar cell, as there are less recombination active regions within the wafer, even though the process of growing/depositing local-area contacts and patterning the diffusion mask may increase the cost and complexity of the fabrication process.
  • the thin intrinsic buffer layer is typically an ultrathin film ( ⁇ 10 nm) of intrinsic hydrogenated amorphous silicon (a-Si:H(i)) which is further covered by a thin ( ⁇ 30 nm) p-doped or n-doped hydrogenated amorphous silicon (a-Si:H(p + ), a-Si:H(n + )), in order to form the emitter and the back-surface-field (BSF) region of the solar cell.
  • a-Si:H(i) intrinsic hydrogenated amorphous silicon
  • a-Si:H(p + ) thin p-doped or n-doped hydrogenated amorphous silicon
  • a-Si:H(i) instead of using a-Si:H(i), its sub-oxides a-SiO x :H(i), which provide better surface passivation, can also be used.
  • the intrinsic buffer layer is omitted and a doped emitter layer or BSF layer is directly deposited on the base substrate, thereby accepting a slightly lower surface passivation but reducing the amount of layers in the solar cell.
  • a transparent conductive oxide (TCO) layer is applied on top of the emitter or BSF layers.
  • the TCO not only ensures lateral conductance, it also serves as an effective back reflector.
  • a metallic grid is formed at the TCO to extract the current.
  • Heterojunction silicon wafer solar cells can attain relatively higher V oc values, but the cost associated with the fabrication of heterojunction silicon wafer solar cells is also relatively higher.
  • the formation of TCO layers which is needed to ensure lateral conductance as well as rear side reflectance, requires an additional process and may thus add significant cost.
  • Excess charge carrier extraction can be performed by a local opening of the passivation layer and a subsequent deposition of heterojunction layers on top of the passivation layer.
  • the heterojunction layers have an opposite doping as the surface charges of the passivation layers, i.e. the layers deposited on AlO x (negative surface charge) should be effectively p-doped and the layers deposited on SiN x (positive surface charge) should be effectively n-doped.
  • Heterojunction point-contact can also be formed using microcrystalline silicon ( ⁇ c-Si:H), which has lower passivation quality but higher doping efficiency, instead of amorphous silicon (a-Si:H).
  • ⁇ c-Si:H microcrystalline silicon
  • a-Si:H amorphous silicon
  • Higher open-circuit voltage may be obtained in a heterojunction point-contact solar cell as compared to a homojunction point contact solar cell with the same geometrical dimensions. This is due to (1) a lower contact recombination rate as the band offsets of the heterojunction contacts block excess carrier of the solar cell absorber to reach the heterojunction material adjacent to the absorber and thus the metallic grid, and (2) there is no highly diffused region and thus there is no recombination active region within the solar cell absorber.
  • Forming full-area diffused homojunction point-contacts involves only one local opening process at the electrically insulating passivation layers (SiN x or AlO x ). However, as the full-area diffused region within the wafer and the point-like metal-semiconductor interfaces are regions of high recombination, only relatively low open-circuit voltage can be obtained.
  • locally-diffused homojunction point-contacts involves an additional local diffusion process within the wafer, which usually adds considerable complexity and cost to the solar cell fabrication process.
  • locally-diffused homojunction can exhibit a higher open-circuit voltage, as there is smaller recombination active diffused area in the wafer.
  • Thin-film deposited heterojunction full-area contacts are able to achieve higher open-circuit voltage than other contacts described above. This is due to (a) the inherent advantage of heterojunctions to reduce the contact recombination rate and (b) there are no recombination active regions within the wafer. To form a heterojunction full-area contact, no structuring is required. However, the amount of patterning step required to form heterojunction full-area contact in an all-back-contact solar cell significantly increases. For example, both the p+ and n+ a-Si:H regions, as well as an additional electrically insulating passivation layer (for example SiN x ) separating these two layers, need to be defined with mutual alignment.
  • an additional electrically insulating passivation layer for example SiN x
  • thin film deposited heterojunction point contacts requires only one structuring step (i.e. the local opening of the electrically insulating passivation layer).
  • a thin film deposited heterojunction point contacts can exhibit a higher open-circuit potential than the thin film deposited heterojunction full-area contact as the highly recombination active thin-film heterojunction layers are decoupled from the solar cell absorber (with the exception of the point contact regions).
  • the expensive TCO layer is needed (as SiN x or AlO x are able to form efficient back reflectors) nor an additional insulating layer separating the emitter layer from the BSF layer are needed.
  • the amount of patterning needed is at least as complex as using full-area heterojunction contacts in all-back-contact solar cells.
  • All-back-contact solar cells usually comprise diffused homojunction point contacts or thin film deposited full-area heterojunction contacts. Structuring and alignment steps have to be performed within the wafer (e.g. formation of highly p-doped or n-doped regions within the wafer) and this requires a significant amount of masking steps. For all heterojunction all-back-contact solar cells, a comparable amount of structuring may be needed in order to form the interdigitating sequence of n-doped and p-doped heterojunction layers at the rear side of the wafer.
  • a method of fabricating a heterojunction all-back-contact (ABC) solar cell comprising the steps of: forming an emitter film on one side of a doped substrate; forming a conductive interlayer on the deposited emitter film; forming at least one channel, the channel cutting through at least the emitter film and the conductive interlayer; forming a continuous back surface field film on the deposited conductive interlayer and the channel formed; and forming a plurality of metallic grids on the deposited back surface field film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.
  • ABS all-back-contact
  • the conductive interlayer may comprise a transparent conductive oxide (TCO) layer.
  • TCO transparent conductive oxide
  • Forming at least one channel may comprise the steps of: depositing at least one shadow mask on the one side of the base substrate; and removing the at least one shadow mask, wherein removing the shadow mask forms the channel.
  • Forming at least one channel may comprise using laser ablation.
  • Forming an emitter film may comprise the steps of: forming an emitter passivation layer on the one side of a base substrate; forming a set of emitter passivation layer openings, the set of emitter passivation layer openings cutting through the emitter passivation layer; and forming a full-area emitter layer on the emitter passivation layer, the emitter layer covers the set of emitter openings to form at least one emitter point contact.
  • Forming a continuous back surface field film may comprise the steps of: forming a back surface field passivation layer on the deposited conductive interlayer and the channel formed; forming a set of back surface field passivation layer openings, the set of back surface field passivation layer openings cutting through the back surface field passivation layer; and forming a full-area back surface field layer on the back surface field passivation layer, the back surface field layer covers the set of back surface field passivation layer openings, thereby forming at least one back surface field point contact to the silicon wafer and forming at least one point contact to the conductive interlayer, thereby contacting the emitter layer.
  • the emitter layer and/or the back surface field layer may comprise a doped amorphous silicon layer.
  • the emitter passivation layer and/or back surface field passivation layer may comprise one selected from a group consisting of aluminium oxide (AlO x ) and silicon nitride (SiN x ).
  • the method may further comprise the step of forming at least one groove, the groove cutting through the back surface field layer, the conductive interlayer and emitter layer.
  • a solar cell manufactured using the method as defined in the first aspect.
  • FIG. 1 shows a flow chart illustrating a method of fabricating a heterojunction all-back-contact (ABC) solar cell according to an example embodiment.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate 02 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows sectional views of another heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows sectional views of another heterojunction ABC solar cell that comprises an n-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • FIG. 1 shows a flow chart 100 illustrating a method of fabricating a heterojunction all-back-contact (ABC) solar cell according to an example embodiment.
  • an emitter film is formed on one side of a doped substrate, e.g. a silicon wafer.
  • a conductive interlayer e.g. a transparent conductive oxide (TCO) layer, is formed on the deposited emitter film.
  • TCO transparent conductive oxide
  • at least one channel is formed. The channel cuts through at least the emitter film and the conductive interlayer.
  • a continuous back surface field (BSF) film is formed on the deposited conductive interlayer and the channel formed.
  • a plurality of metallic grids is formed on the deposited BSF film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.
  • FIG. 2 shows a sectional view of a heterojunction ABC solar cell 200 that comprises a p-type silicon substrate 202 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • the ABC solar cell 200 comprises a crystalline silicon substrate, represented by p-type base substrate 202.
  • a passivation layer 204 (i.e. in the form of Aluminium Oxide, AlO x ), is formed on a front side 206 of the substrate 202.
  • An optional full-area intrinsic layer (i-layer) 208 e.g. in the form of intrinsic a-Si:H or a-SiOx:H, is formed on a rear side 210 of the substrate 202.
  • the formation of i-layer 208 on the rear side 210 may improve the rear passivation of the ABC solar cell 200.
  • Subsequent carrier extracting layers are then formed on the i-layer 208.
  • a channel 212 may be formed by depositing a shadow mask (not shown) on the i-layer 208, covering a predetermined area.
  • a full-area emitter film, represented as emitter layer 214, is subsequently formed on the i-layer 208.
  • the emitter layer 214 is an n-type amorphous silicon, a-Si:H(n + ). This is followed by a formation of a full-area TCO layer 216 on the emitter layer 214.
  • the shadow mask is then removed for forming a channel 212 that cuts through the emitter layer 214 and the TCO layer 216.
  • the channel 212 may be formed without using a shadow mask.
  • the full-area emitter layer 214 is formed on the i-layer 208. This is followed by the formation of the full-area TCO layer 216 on the emitter layer 214.
  • the channel is subsequently formed by laser ablation process to remove a portion of at least the emitter layer 214 and TCO layer 216. It will be appreciated by a person skilled in the art that different methods may be used to form the channel 212.
  • a full-area BSF film is formed on the deposited TCO layer 216 and the channel 212.
  • the BSF layer 218 is a p-type amorphous silicon, a-Si:H(p + ).
  • a plurality of metallic grid represented as emitter grid 220a and BSF grid 220b, are formed on the deposited BSF layer 218. As shown in Figure 2, the emitter grid 220a is formed outside a region of the channel 212.
  • the BSF grid 220b is formed within the region of the channel 212.
  • the metallic grid 220a, 220b may be formed by low temperature screen printing of interdigitating metal fingers. The process of forming the metallic grids 220a, 220b using this method may require a rough degree of alignment.
  • FIG. 3 shows a sectional view of a heterojunction ABC solar cell 300 that comprises an n-type silicon substrate 302 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • the ABC solar cell 300 comprises an n-type base substrate 302.
  • a passivation layer 304 (i.e. in the form of Silicon Nitride SiN x ), is formed on a front side 306 of the substrate 302.
  • a full-area i-layer 308 is formed on a rear side 310 of the substrate 302.
  • a channel 312 may be formed by depositing and removing a shadow mask (not shown) on the i-layer 308 or carrying out laser ablation process later in the fabrication process.
  • a full-area emitter layer 314 is subsequently formed on the i-layer 308,
  • the emitter layer 314 is a p-type amorphous silicon a-Si:H(p + ).
  • the full-area TCO layer 316 is followed by the deposition of the full-area TCO layer 316.
  • a full-area BSF layer 318 is then formed on the TCO layer 316 and the channel 312.
  • the BSF layer 318 is an n-type amorphous silicon, a-Si:H(n + ).
  • the metallic grids, represented as emitter grid 320a and BSF grid 320b, are then formed on the deposited BSF layer 318.
  • FIG. 4 shows a sectional view of a heterojunction ABC solar cell 400 that comprises a p-type silicon substrate 402 with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • the ABC solar cell 400 comprises a p-type base substrate 402.
  • an i-layer (not shown) may be formed on a rear side 404 of the substrate 402.
  • An ultrathin intrinsic buffer layer may be used as the i-layer for rear passivation of the solar cell 400.
  • a full-area emitter layer 406 and TCO layer 408 are subsequently formed on either the rear side 404 of the substrate 402 or the i-layer, if the i-layer has been formed on the rear side 404 of the substrate 402.
  • the emitter layer 406 is an n-type amorphous silicon a-Si:H(n + ).
  • a channel 410 may be formed by laser ablation process. As shown in Figure 4, the channel 410 cuts through a portion of the TCO layer 408, the emitter layer 406 and also the substrate 402.
  • BSF passivation layer 412 An electrically insulating passivation layer, represented as BSF passivation layer 412, is subsequently formed on the TCO layer 408 and the channel 410.
  • the BSF passivation layer 412 is in the form of aluminium oxide, AlO x .
  • Aluminium oxide, AlO x exhibits a large amount of negative surface charges and is of opposite polarity as the base doping of the p-type substrate 402.
  • Local openings, represented as BSF layer openings are formed, e.g. by laser ablation, thereby creating openings 414a, 414b, 414c towards the conductive interlayer 408 contacting the emitter layer 406, and openings 414d inside the channel 410 towards the silicon substrate 402.
  • the openings 414a, 414b, 414c, 414d cut through the BSF passivation layer 412. A full-area of the BSF layer 416 is then formed on the BSF passivation layer 412.
  • the BSF layer 416 is a p-type amorphous silicon a-Si:H(p + ).
  • the BSF layer 416 can also be a p-type microcrystalline silicon, ⁇ c-Si:H(p + ), as will be understood by persons skilled in the art.
  • the BSF layer 416 covers both the openings 414a, 414b, 414c towards the conductive interlayer, and the opening 414d inside the channel towards the silicon substrate, to form contacts to the full-area heterojunction emitter 406 (via the conductive interlayer 408) and to form BSF heterojunction point contacts respectively.
  • Metallic grids, represented as emitter grid 418a and BSF grid 418b are then formed on the BSF layer 416.
  • a laser scribing process may be carried out to separate the electron-extracting contacts and the hole-extracting contacts at the BSF layer 416, i.e. by removing a small area of the BSF passivation layer 416 in the area between the emitter grid 418a and the BSF grid 418b.
  • the BSF layer 416 typically has low conductivity and low thickness (typically less than 30 nm).
  • the distance between the metallic grids 418a, 418b is relatively large (typically more than 50 ⁇ m) and therefore the BSF passivation layer 412 may also be simultaneously used to electrically insulate the electron-extracting contacts from the hole-extracting contacts of the solar cells, thus laser scribing may not be necessary.
  • the electrical insulation provided by the formation of BSF passivation layer 412 local internal shunting that is caused by contact of the BSF layer 416 and emitter layer 406 or TCO layer 408 may be avoided.
  • metallic grids with equal width can be used for both the emitter grid 418a and BSF grid 418b.
  • FIG. 5 shows a sectional view of a heterojunction ABC solar cell 500 that comprises an n-type silicon substrate 502 with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • the solar cell 500 can be fabricated using the same process as the solar cell 400 described above with respect to Figure 4.
  • the ABC solar cell 500 comprises an n-type base substrate 502.
  • the emitter layer 506 in this embodiment is a p-type amorphous silicon a-Si:H(p + ) and the BSF layer 516 is an n-type amorphous silicon a-Si:H(n + ).
  • the BSF passivation layer 512 is in the form of Silicon Nitride, SiN x . Silicon Nitride, SiN x exhibits a large amount of positive surface charges and is, in this embodiment, of opposite polarity as the base doping of the n-type substrate 502.
  • FIG. 6 shows a sectional view of a heterojunction ABC solar cell 600 that comprises a p-type silicon substrate 602 with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • an electrically insulating passivation layer represented as emitter passivation layer 604 is formed on a rear side 606 of the substrate 602.
  • the emitter passivation layer 604 is in the form of Silicon Nitride, SiN x .
  • Local openings, represented as emitter passivation layer openings 608a, 608b, 608c are formed, e.g. by laser ablation.
  • the emitter passivation layer openings 608a, 608b, 608c can be seen in Figure 6 cutting through the emitter passivation layer 604.
  • a full-area emitter layer 610 is subsequently formed on the emitter passivation layer 604, covering the emitter passivation layer openings 608a, 608b, 608c to form emitter heterojunction point contacts.
  • the emitter layer is an n-type amorphous silicon a-Si:H(n + ) or microcrystalline silicon, ⁇ c-Si:H(n + ).
  • a full-area TCO layer 612 is then formed on the emitter layer 610, followed by formation of a channel 614 by laser ablation process.
  • BSF passivation layer 616 An electrically insulating passivation layer, represented as BSF passivation layer 616, is subsequently formed on the TCO layer 612 and the channel 614.
  • the BSF passivation layer 616 is in the form of aluminium oxide, AlO x .
  • Local openings, represented as BSF passivation layer openings 618a, 618b, 618c, 618d, are formed by laser ablation. Openings 618a, 618b, 618c, form at least one point contact to the conductive interlayer 612, thereby contacting the emitter layer 610, and opening 618d forms at least one back surface field point contact to the silicon wafer.
  • a full-area of the BSF layer 620 is formed on the BSF passivation layer 616.
  • the BSF layer 620 is a p-type amorphous silicon a-Si:H(p + ) or microcrystalline silicon, ⁇ c-Si:H(p + ) in the example embodiment.
  • Metallic grids 622a, 622b are then formed on the BSF layer 620.
  • Figure 7 shows a sectional view of a heterojunction ABC solar cell 700 that comprises an n-type silicon substrate 702 with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
  • the ABC solar cell 700 comprises an n-type base substrate 702.
  • the emitter passivation layer 704 is in the form of aluminium oxide, AlO x and the emitter layer 710 is a p-type amorphous silicon, a-Si:H(p + ) or microcrystalline silicon, ⁇ c-Si:H(p + ).
  • the BSF passivation layer 716 is in the form of Silicon Nitride, SiN x and the BSF layer 720 is an n-type amorphous silicon a-Si:H(n + ) or microcrystalline silicon, ⁇ c-Si:H(n + ).
  • FIG. 8 shows a sectional view of a heterojunction ABC solar cell 800 that comprises a p-type silicon substrate 802 with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • An emitter passivation layer 804 in the form of Silicon Nitride, SiN x , is formed on a rear side 806 of the substrate 802.
  • Emitter passivation layer openings 808a, 808b, 808c are formed by laser ablation.
  • a full-area emitter layer 810 is subsequently formed on the emitter passivation layer 804, covering the emitter passivation layer openings 808a, 808b, 806c to form emitter heterojunction point contacts.
  • the emitter layer 810 is an n-type amorphous silicon a-Si:H(n + ) or microcrystalline silicon, ⁇ c-Si:H(n + ).
  • a full-area TCO layer 812 is then formed on the emitter layer 810, followed by formation of a channel 814 by laser ablation process.
  • a full-area BSF layer 816 is then formed on the deposited TCO layer 812 and the channel 814.
  • the BSF layer 816 is a p-type amorphous silicon, a-Si:H(p + ) or microcrystalline silicon, ⁇ c-Si:H(p + ).
  • Metallic grids 818a, 818b are then formed on the BSF layer 816.
  • the emitter passivation layer 804 for forming the point-contacted emitter does not insulate the emitter layer 810 from the BSF layer 816.
  • laser scribing is carried out to form at least one groove 820 cutting the BSF layer 816, TCO layer 812 and emitter layer 810, separating the electron-extracting contacts 822 from the hole-extracting contacts 824 of the solar cells.
  • Figure 9 shows a sectional view of a heterojunction ABC solar cell 900 that comprises an n-type silicon substrate 902 with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • the ABC solar cell 900 comprises an n-type base substrate 902.
  • the emitter passivation layer 904 is in the form of aluminium oxide, AlO x and the emitter layer 906 is a p-type amorphous silicon, a-Si:H(p + ) or microcrystalline silicon, ⁇ c-Si:H(p + ).
  • the BSF layer 916 is an n-type amorphous silicon a-Si:H(n + ) or microcrystalline silicon, ⁇ c-Si:H(n + ).
  • FIGS 10 and 11 show sectional views of another heterojunction ABC solar cells 1000 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
  • the voltage may be tied to the emitter voltage since the TCO layer is much more conductive laterally as compared to the BSF layer.
  • There may be a voltage drop between the BSF layer and the substrate which may cause some current leakage, thereby affecting the current-voltage characteristics of the solar cell in the same way as a parasitic shunt element.
  • the TCO layer 1016 may be formed in such a way that the edge of the TCO layer 1016 is at a distance from the intersecting point of the emitter layer 1014 and BSF layer 1018, as shown in Figures 10 and 11.
  • the BSF layer 1018 may have the same voltage as the base substrate 1002 at all points of contact. This may significantly reduce current leakage.
  • an additional shadow mask may be used to form a wider channel for the TCO layer 1016.
  • Embodiments of the present invention provide a method of fabricating a heterojunction all-back-contact (ABC) solar cell.
  • the process of patterning the layers can be completed by shadow mask deposition or laser-assisted ablation which does not require stringent alignment tolerances.
  • a conductive interlayer is formed between the emitter and BSF film.
  • the solar cell fabricated using the method disclosed in the embodiments comprises only full-area or point-contacted heterojunction contacts at the junctions between the crystalline silicon substrate and the emitter/BSF layer. There is also no diffused area underneath the contacts. Thus, the solar cell may reach higher open-circuit voltage as compared to the conventional homojunction point contact due to reduced contact and bulk recombination.

Landscapes

  • Engineering & Computer Science (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Sustainable Development (AREA)
  • Photovoltaic Devices (AREA)

Abstract

A method of fabricating a heterojunction all-back-contact (ABC) solar cell, the method comprising the steps of: forming an emitter film on one side of a doped substrate; forming a conductive interlayer on the deposited emitter film; forming at least one channel, the channel cutting through at least the emitter film and the conductive interlayer; forming a continuous back surface field film on the deposited conductive interlayer and the channel formed; and forming a plurality of metallic grids on the deposited back surface field film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.

Description

A Method Of Fabricating A Heterojunction All-Back-Contact Solar Cell
The present invention relates broadly to a method of fabricating a heterojunction all-back contact solar cell.
P-type silicon wafers are typically used in a silicon wafer solar cell as the base substrate. Excess charge carrier separation can be achieved by forming homojunctions in the solar cell to improve the efficiency of a solar cell. For example, excess charge carrier separation can be achieved in a P-type silicon wafer solar cell by forming a full-area diffused p/n + homojunction (minority carrier collection) and a full-area diffused p/p + homojunction (majority carrier collection) by high temperature thermal diffusion process and high temperature contact firing respectively.
Further, solar cell efficiency can also be improved if an n-type silicon wafer is used as the base substrate. This is because the light-induced degradation observed in p-type silicon (due to metastable boron-oxygen complexes) may be avoided, thus achieving higher open-circuit voltages. In addition, electron-capture coefficient is usually higher than hole-capture coefficient in crystalline silicon. Thus, n-type silicon may cause lower minority carrier recombination rate.
Diffused homojunction point (or line) contacts or thin film deposited full area heterojunction contacts can also be formed in a solar cell to improve the efficiency of the solar cell. All-back-contact solar cells with all contacts formed at the rear side of the solar cell may avoid shading of the front side metallic grid and thus have an even higher efficiency at the expense of added complexity in patterning the rear surface of the wafer and the deposited layers.
Surface passivation is also important for enhancing the efficiency of silicon wafer solar cells. All sides of the wafer have to be efficiently passivated. If diffused homojunction point or line contacts are formed in solar cell (conventional homojunction approach), surface passivation is usually achieved by using electrically insulating passivation layers which may contain a large amount of interface charges (field effect passivation). The materials that are used as passivation layer include silicon nitride (SiN x), which has large amount of positive interface charge, and aluminium oxide (AlO x), which has large amount of negative interface charge. Small contact openings are formed within these electrically insulating passivation layers to form a contact to highly doped homojunction regions of the wafer. Conventional diffused homojunction contacts may form local contacts towards either a full-area diffused region or towards a local-area diffused region of the wafer. The latter approach increases the open-circuit voltage of the solar cell, as there are less recombination active regions within the wafer, even though the process of growing/depositing local-area contacts and patterning the diffusion mask may increase the cost and complexity of the fabrication process.
Further, if thin film deposited full-area heterojunction contacts are formed in a solar cell (conventional heterojunction approach), surface passivation is usually achieved by using an thin electrically-conducting intrinsic buffer layer. The thin intrinsic buffer layer is typically an ultrathin film (<10 nm) of intrinsic hydrogenated amorphous silicon (a-Si:H(i)) which is further covered by a thin (< 30 nm) p-doped or n-doped hydrogenated amorphous silicon (a-Si:H(p +), a-Si:H(n +)), in order to form the emitter and the back-surface-field (BSF) region of the solar cell. Alternatively, instead of using a-Si:H(i), its sub-oxides a-SiO x:H(i), which provide better surface passivation, can also be used. Sometimes, the intrinsic buffer layer is omitted and a doped emitter layer or BSF layer is directly deposited on the base substrate, thereby accepting a slightly lower surface passivation but reducing the amount of layers in the solar cell. In order to form a full-area heterojunction contact, a transparent conductive oxide (TCO) layer is applied on top of the emitter or BSF layers. The TCO not only ensures lateral conductance, it also serves as an effective back reflector. A metallic grid is formed at the TCO to extract the current.
However, there are disadvantages for the approaches above. For example, conventional diffused homojunction silicon wafer solar cells suffer from a relatively low open-circuit (V oc) potential. This is due to high recombination rate withinthe diffused regions and due to high contact recombination as the metallic grid is directly touching the solar cell absorber. Further, there are technological obstructions with regard to boron diffusion for forming p + contacts, which include a relatively low throughput, a very high thermal budget (> 1000 ºC), a large maintenance requirement for the tube (e.g. removal of boron powder) and an unstable diffusion process.
Heterojunction silicon wafer solar cells can attain relatively higher V oc values, but the cost associated with the fabrication of heterojunction silicon wafer solar cells is also relatively higher. In particular, the formation of TCO layers, which is needed to ensure lateral conductance as well as rear side reflectance, requires an additional process and may thus add significant cost. In addition, due to parasitic absorptions in the TCO, and the need for specialized low temperature compatible screen printed pastes, it may be difficult to achieve high short-circuit current density (J sc) and fill factors (FF) in heterojunction silicon wafer solar cells comprising front side contacts.
Recently, a high-efficiency contacting scheme is proposed for using heterojunction point-contacts in all-back-contact solar cells. In an all-back-contact heterojunction point-contact solar cell, diffused regions within the wafer are no longer needed to collect excess charge carriers in the solar cell absorber, as the huge amount of surface charge within the electrically insulating passivation layers can perform the same task (i.e. it accumulates electrons or holes near the surface of the wafer). Thus, charge carrier separation is no longer performed by a (homo or hetero) p +/n or n +/n junction but by alternating surface charges of two different electrically insulating passivation layers (i.e. AlO x and SiN x).
Excess charge carrier extraction can be performed by a local opening of the passivation layer and a subsequent deposition of heterojunction layers on top of the passivation layer. The heterojunction layers have an opposite doping as the surface charges of the passivation layers, i.e. the layers deposited on AlO x (negative surface charge) should be effectively p-doped and the layers deposited on SiN x (positive surface charge) should be effectively n-doped.
In contrast to full-area heterojunction contacts, it is not necessary to ensure perfect interface passivation in heterojunction point contacts as the fraction of the point-contacted area to the total area is well below 10%, thus a comparatively high interface recombination within these regions may be tolerated.
Heterojunction point-contact can also be formed using microcrystalline silicon (µc-Si:H), which has lower passivation quality but higher doping efficiency, instead of amorphous silicon (a-Si:H). Higher open-circuit voltage may be obtained in a heterojunction point-contact solar cell as compared to a homojunction point contact solar cell with the same geometrical dimensions. This is due to (1) a lower contact recombination rate as the band offsets of the heterojunction contacts block excess carrier of the solar cell absorber to reach the heterojunction material adjacent to the absorber and thus the metallic grid, and (2) there is no highly diffused region and thus there is no recombination active region within the solar cell absorber.
Conventionally, there are four types of high-efficient contacts for extracting excess electrons or holes from a solar cell absorber, including: (1) full-area diffused homojunction point-contacts, (2) locally-diffused homojunction point-contacts, (3) thin film heterojunction deposited full-area contacts, and (4) thin film heterojunction deposited point-contacts. With the exception of (4), all other contacts have already been successfully implemented in solar cells, thus proving their ability to reach high efficiencies (>20%) for silicon wafer solar cells. However, significant amount of local structuring is required on the wafer and/or the passivation layers for forming the contacts above. This is even more so for manufacturing an all-back-contact solar cells.
Forming full-area diffused homojunction point-contacts involves only one local opening process at the electrically insulating passivation layers (SiN x or AlO x). However, as the full-area diffused region within the wafer and the point-like metal-semiconductor interfaces are regions of high recombination, only relatively low open-circuit voltage can be obtained.
Forming locally-diffused homojunction point-contacts involves an additional local diffusion process within the wafer, which usually adds considerable complexity and cost to the solar cell fabrication process. However, as compared to full-area diffused homojunction point-contacts, locally-diffused homojunction can exhibit a higher open-circuit voltage, as there is smaller recombination active diffused area in the wafer. However, there are still highly recombination active point-like metal-semiconductor interfaces for locally-diffused homojunction point-contacts.
Thin-film deposited heterojunction full-area contacts are able to achieve higher open-circuit voltage than other contacts described above. This is due to (a) the inherent advantage of heterojunctions to reduce the contact recombination rate and (b) there are no recombination active regions within the wafer. To form a heterojunction full-area contact, no structuring is required. However, the amount of patterning step required to form heterojunction full-area contact in an all-back-contact solar cell significantly increases. For example, both the p+ and n+ a-Si:H regions, as well as an additional electrically insulating passivation layer (for example SiN x) separating these two layers, need to be defined with mutual alignment.
Similar to the process of forming locally contacted full-area-diffused homojunction contacts, thin film deposited heterojunction point contacts requires only one structuring step (i.e. the local opening of the electrically insulating passivation layer). In principle, a thin film deposited heterojunction point contacts can exhibit a higher open-circuit potential than the thin film deposited heterojunction full-area contact as the highly recombination active thin-film heterojunction layers are decoupled from the solar cell absorber (with the exception of the point contact regions). For all-back-contact solar cells, neither the expensive TCO layer is needed (as SiN x or AlO x are able to form efficient back reflectors) nor an additional insulating layer separating the emitter layer from the BSF layer are needed. However, if such heterojunction point contacts were to be incorporated into all all-back-contact solar cell structures, the amount of patterning needed is at least as complex as using full-area heterojunction contacts in all-back-contact solar cells.
All-back-contact solar cells usually comprise diffused homojunction point contacts or thin film deposited full-area heterojunction contacts. Structuring and alignment steps have to be performed within the wafer (e.g. formation of highly p-doped or n-doped regions within the wafer) and this requires a significant amount of masking steps. For all heterojunction all-back-contact solar cells, a comparable amount of structuring may be needed in order to form the interdigitating sequence of n-doped and p-doped heterojunction layers at the rear side of the wafer.
A need therefore exists to provide a method of fabricating a heterojunction all-back-contact (ABC) solar cell to address at least some of the above problems.
According to a first aspect of the present invention, there is provided a method of fabricating a heterojunction all-back-contact (ABC) solar cell, the method comprising the steps of:
forming an emitter film on one side of a doped substrate;
forming a conductive interlayer on the deposited emitter film;
forming at least one channel, the channel cutting through at least the emitter film and the conductive interlayer;
forming a continuous back surface field film on the deposited conductive interlayer and the channel formed; and
forming a plurality of metallic grids on the deposited back surface field film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.
The conductive interlayer may comprise a transparent conductive oxide (TCO) layer.
Forming at least one channel may comprise the steps of:
depositing at least one shadow mask on the one side of the base substrate; and
removing the at least one shadow mask, wherein removing the shadow mask forms the channel.
Forming at least one channel may comprise using laser ablation.
Forming an emitter film may comprise the steps of:
forming an emitter passivation layer on the one side of a base substrate;
forming a set of emitter passivation layer openings, the set of emitter passivation layer openings cutting through the emitter passivation layer; and
forming a full-area emitter layer on the emitter passivation layer, the emitter layer covers the set of emitter openings to form at least one emitter point contact.
Forming a continuous back surface field film may comprise the steps of:
forming a back surface field passivation layer on the deposited conductive interlayer and the channel formed;
forming a set of back surface field passivation layer openings, the set of back surface field passivation layer openings cutting through the back surface field passivation layer; and
forming a full-area back surface field layer on the back surface field passivation layer, the back surface field layer covers the set of back surface field passivation layer openings, thereby forming at least one back surface field point contact to the silicon wafer and forming at least one point contact to the conductive interlayer, thereby contacting the emitter layer.
The emitter layer and/or the back surface field layer may comprise a doped amorphous silicon layer.
The emitter passivation layer and/or back surface field passivation layer may comprise one selected from a group consisting of aluminium oxide (AlO x) and silicon nitride (SiN x).
The method may further comprise the step of forming at least one groove, the groove cutting through the back surface field layer, the conductive interlayer and emitter layer.
According to a second aspect of the present invention, there is provided a solar cell manufactured using the method as defined in the first aspect.
Embodiments of the invention will be better understood and readily apparent to one of ordinary skill in the art from the following written description, by way of example only, and in conjunction with the drawings, in which:
Fig.1
shows a flow chart illustrating a method of fabricating a heterojunction all-back-contact (ABC) solar cell according to an example embodiment.
Fig.2
shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Fig.3
shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate 02 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Fig.4
shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
Fig.5
shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
Fig.6
shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention.
Fig.7
shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention
Fig.8
shows a sectional view of a heterojunction ABC solar cell that comprises a p-type silicon substrate with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Fig.9
shows a sectional view of a heterojunction ABC solar cell that comprises an n-type silicon substrate with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Fig.10
shows sectional views of another heterojunction ABC solar cell that comprises a p-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Fig.11
shows sectional views of another heterojunction ABC solar cell that comprises an n-type silicon substrate with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention.
Figure 1 shows a flow chart 100 illustrating a method of fabricating a heterojunction all-back-contact (ABC) solar cell according to an example embodiment. At step 102, an emitter film is formed on one side of a doped substrate, e.g. a silicon wafer. At step 104, a conductive interlayer, e.g. a transparent conductive oxide (TCO) layer, is formed on the deposited emitter film. At step 106, at least one channel is formed. The channel cuts through at least the emitter film and the conductive interlayer. At step 108, a continuous back surface field (BSF) film is formed on the deposited conductive interlayer and the channel formed. At step 110, a plurality of metallic grids is formed on the deposited BSF film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.
Figure 2 shows a sectional view of a heterojunction ABC solar cell 200 that comprises a p-type silicon substrate 202 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention. The ABC solar cell 200 comprises a crystalline silicon substrate, represented by p-type base substrate 202. A passivation layer 204, (i.e. in the form of Aluminium Oxide, AlO x), is formed on a front side 206 of the substrate 202. An optional full-area intrinsic layer (i-layer) 208, e.g. in the form of intrinsic a-Si:H or a-SiOx:H, is formed on a rear side 210 of the substrate 202. The formation of i-layer 208 on the rear side 210 may improve the rear passivation of the ABC solar cell 200. Subsequent carrier extracting layers are then formed on the i-layer 208.
A channel 212 may be formed by depositing a shadow mask (not shown) on the i-layer 208, covering a predetermined area. A full-area emitter film, represented as emitter layer 214, is subsequently formed on the i-layer 208. In the example embodiment, the emitter layer 214 is an n-type amorphous silicon, a-Si:H(n +). This is followed by a formation of a full-area TCO layer 216 on the emitter layer 214. The shadow mask is then removed for forming a channel 212 that cuts through the emitter layer 214 and the TCO layer 216.
In another embodiment, the channel 212 may be formed without using a shadow mask. The full-area emitter layer 214 is formed on the i-layer 208. This is followed by the formation of the full-area TCO layer 216 on the emitter layer 214. The channel is subsequently formed by laser ablation process to remove a portion of at least the emitter layer 214 and TCO layer 216. It will be appreciated by a person skilled in the art that different methods may be used to form the channel 212.
After forming the channel 212, a full-area BSF film, represented as BSF layer 218, is formed on the deposited TCO layer 216 and the channel 212. In the example embodiment, the BSF layer 218 is a p-type amorphous silicon, a-Si:H(p +). Next, a plurality of metallic grid, represented as emitter grid 220a and BSF grid 220b, are formed on the deposited BSF layer 218. As shown in Figure 2, the emitter grid 220a is formed outside a region of the channel 212. The BSF grid 220b is formed within the region of the channel 212. In an embodiment, the metallic grid 220a, 220b may be formed by low temperature screen printing of interdigitating metal fingers. The process of forming the metallic grids 220a, 220b using this method may require a rough degree of alignment.
Figure 3 shows a sectional view of a heterojunction ABC solar cell 300 that comprises an n-type silicon substrate 302 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention. Here, the ABC solar cell 300 comprises an n-type base substrate 302. A passivation layer 304, (i.e. in the form of Silicon Nitride SiN x), is formed on a front side 306 of the substrate 302. A full-area i-layer 308 is formed on a rear side 310 of the substrate 302. Similar with the solar cell as described above with respect to Figure 2, a channel 312 may be formed by depositing and removing a shadow mask (not shown) on the i-layer 308 or carrying out laser ablation process later in the fabrication process. A full-area emitter layer 314 is subsequently formed on the i-layer 308, In the example embodiment, the emitter layer 314 is a p-type amorphous silicon a-Si:H(p +). This is followed by the deposition of the full-area TCO layer 316. A full-area BSF layer 318 is then formed on the TCO layer 316 and the channel 312. In the example embodiment, the BSF layer 318 is an n-type amorphous silicon, a-Si:H(n +). The metallic grids, represented as emitter grid 320a and BSF grid 320b, are then formed on the deposited BSF layer 318.
Figure 4 shows a sectional view of a heterojunction ABC solar cell 400 that comprises a p-type silicon substrate 402 with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention. The ABC solar cell 400 comprises a p-type base substrate 402. In an embodiment, an i-layer (not shown) may be formed on a rear side 404 of the substrate 402. An ultrathin intrinsic buffer layer may be used as the i-layer for rear passivation of the solar cell 400.
A full-area emitter layer 406 and TCO layer 408 are subsequently formed on either the rear side 404 of the substrate 402 or the i-layer, if the i-layer has been formed on the rear side 404 of the substrate 402. The emitter layer 406 is an n-type amorphous silicon a-Si:H(n +). A channel 410 may be formed by laser ablation process. As shown in Figure 4, the channel 410 cuts through a portion of the TCO layer 408, the emitter layer 406 and also the substrate 402.
An electrically insulating passivation layer, represented as BSF passivation layer 412, is subsequently formed on the TCO layer 408 and the channel 410. In the example embodiment, the BSF passivation layer 412 is in the form of aluminium oxide, AlO x. Aluminium oxide, AlO x exhibits a large amount of negative surface charges and is of opposite polarity as the base doping of the p-type substrate 402. Local openings, represented as BSF layer openings are formed, e.g. by laser ablation, thereby creating openings 414a, 414b, 414c towards the conductive interlayer 408 contacting the emitter layer 406, and openings 414d inside the channel 410 towards the silicon substrate 402. The openings 414a, 414b, 414c, 414d cut through the BSF passivation layer 412. A full-area of the BSF layer 416 is then formed on the BSF passivation layer 412. The BSF layer 416 is a p-type amorphous silicon a-Si:H(p +). In other embodiments, the BSF layer 416 can also be a p-type microcrystalline silicon, μc-Si:H(p +), as will be understood by persons skilled in the art. As can be seen in Figure 4, the BSF layer 416 covers both the openings 414a, 414b, 414c towards the conductive interlayer, and the opening 414d inside the channel towards the silicon substrate, to form contacts to the full-area heterojunction emitter 406 (via the conductive interlayer 408) and to form BSF heterojunction point contacts respectively. Metallic grids, represented as emitter grid 418a and BSF grid 418b are then formed on the BSF layer 416.
In an embodiment, a laser scribing process may be carried out to separate the electron-extracting contacts and the hole-extracting contacts at the BSF layer 416, i.e. by removing a small area of the BSF passivation layer 416 in the area between the emitter grid 418a and the BSF grid 418b. However, the BSF layer 416 typically has low conductivity and low thickness (typically less than 30 nm). In addition, the distance between the metallic grids 418a, 418b is relatively large (typically more than 50 μm) and therefore the BSF passivation layer 412 may also be simultaneously used to electrically insulate the electron-extracting contacts from the hole-extracting contacts of the solar cells, thus laser scribing may not be necessary. With the electrical insulation provided by the formation of BSF passivation layer 412, local internal shunting that is caused by contact of the BSF layer 416 and emitter layer 406 or TCO layer 408 may be avoided. As a result, metallic grids with equal width can be used for both the emitter grid 418a and BSF grid 418b.
Figure 5 shows a sectional view of a heterojunction ABC solar cell 500 that comprises an n-type silicon substrate 502 with full-area emitter contact and point-contacted BSF, fabricated in accordance with an embodiment of the invention. The solar cell 500 can be fabricated using the same process as the solar cell 400 described above with respect to Figure 4. However, the ABC solar cell 500 comprises an n-type base substrate 502. The emitter layer 506 in this embodiment is a p-type amorphous silicon a-Si:H(p +) and the BSF layer 516 is an n-type amorphous silicon a-Si:H(n +). The BSF passivation layer 512 is in the form of Silicon Nitride, SiN x. Silicon Nitride, SiN x exhibits a large amount of positive surface charges and is, in this embodiment, of opposite polarity as the base doping of the n-type substrate 502.
Figure 6 shows a sectional view of a heterojunction ABC solar cell 600 that comprises a p-type silicon substrate 602 with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention. Here, an electrically insulating passivation layer, represented as emitter passivation layer 604, is formed on a rear side 606 of the substrate 602. The emitter passivation layer 604 is in the form of Silicon Nitride, SiN x. Local openings, represented as emitter passivation layer openings 608a, 608b, 608c are formed, e.g. by laser ablation. The emitter passivation layer openings 608a, 608b, 608c can be seen in Figure 6 cutting through the emitter passivation layer 604.
A full-area emitter layer 610 is subsequently formed on the emitter passivation layer 604, covering the emitter passivation layer openings 608a, 608b, 608c to form emitter heterojunction point contacts. In the example embodiment, the emitter layer is an n-type amorphous silicon a-Si:H(n +) or microcrystalline silicon, μc-Si:H(n +). A full-area TCO layer 612 is then formed on the emitter layer 610, followed by formation of a channel 614 by laser ablation process.
An electrically insulating passivation layer, represented as BSF passivation layer 616, is subsequently formed on the TCO layer 612 and the channel 614. The BSF passivation layer 616 is in the form of aluminium oxide, AlO x. Local openings, represented as BSF passivation layer openings 618a, 618b, 618c, 618d, are formed by laser ablation. Openings 618a, 618b, 618c, form at least one point contact to the conductive interlayer 612, thereby contacting the emitter layer 610, and opening 618d forms at least one back surface field point contact to the silicon wafer. A full-area of the BSF layer 620 is formed on the BSF passivation layer 616. The BSF layer 620 is a p-type amorphous silicon a-Si:H(p +) or microcrystalline silicon, μc-Si:H(p +) in the example embodiment. Metallic grids 622a, 622b are then formed on the BSF layer 620.
Figure 7 shows a sectional view of a heterojunction ABC solar cell 700 that comprises an n-type silicon substrate 702 with point-contacted emitter and point-contacted BSF, fabricated in accordance with an embodiment of the invention. In contrast to the ABC solar cell 600 described above with respect to Figure 6, the ABC solar cell 700 comprises an n-type base substrate 702. In the example embodiment, the emitter passivation layer 704 is in the form of aluminium oxide, AlO x and the emitter layer 710 is a p-type amorphous silicon, a-Si:H(p +) or microcrystalline silicon, μc-Si:H(p +). Further, the BSF passivation layer 716 is in the form of Silicon Nitride, SiN x and the BSF layer 720 is an n-type amorphous silicon a-Si:H(n +) or microcrystalline silicon, μc-Si:H(n +).
Figure 8 shows a sectional view of a heterojunction ABC solar cell 800 that comprises a p-type silicon substrate 802 with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention. An emitter passivation layer 804, in the form of Silicon Nitride, SiN x, is formed on a rear side 806 of the substrate 802. Emitter passivation layer openings 808a, 808b, 808c are formed by laser ablation. A full-area emitter layer 810 is subsequently formed on the emitter passivation layer 804, covering the emitter passivation layer openings 808a, 808b, 806c to form emitter heterojunction point contacts. The emitter layer 810 is an n-type amorphous silicon a-Si:H(n +) or microcrystalline silicon, μc-Si:H(n +). A full-area TCO layer 812 is then formed on the emitter layer 810, followed by formation of a channel 814 by laser ablation process. A full-area BSF layer 816 is then formed on the deposited TCO layer 812 and the channel 814. In the example embodiment, the BSF layer 816 is a p-type amorphous silicon, a-Si:H(p +) or microcrystalline silicon, μc-Si:H(p +). Metallic grids 818a, 818b are then formed on the BSF layer 816.
As can be seen in Figure 8, the emitter passivation layer 804 for forming the point-contacted emitter does not insulate the emitter layer 810 from the BSF layer 816. In order to avoid local internal shunting caused by contact of BSF layer 816 and emitter layer 810 or TCO layer 812, laser scribing is carried out to form at least one groove 820 cutting the BSF layer 816, TCO layer 812 and emitter layer 810, separating the electron-extracting contacts 822 from the hole-extracting contacts 824 of the solar cells.
Figure 9 shows a sectional view of a heterojunction ABC solar cell 900 that comprises an n-type silicon substrate 902 with point-contacted emitter and full-area BSF contact, fabricated in accordance with an embodiment of the invention. In the example embodiment, the ABC solar cell 900 comprises an n-type base substrate 902. The emitter passivation layer 904 is in the form of aluminium oxide, AlO x and the emitter layer 906 is a p-type amorphous silicon, a-Si:H(p +) or microcrystalline silicon, μc-Si:H(p +). Further, the BSF layer 916 is an n-type amorphous silicon a-Si:H(n +) or microcrystalline silicon, μc-Si:H(n +).
Figures 10 and 11 show sectional views of another heterojunction ABC solar cells 1000 with full-area emitter contact and full-area BSF contact, fabricated in accordance with an embodiment of the invention. In the solar cells as described with respect to Figures 1 and 2, there may be local internal shunting at the point of contact between the BSF layer and TCO layer or emitter layer. The voltage may be tied to the emitter voltage since the TCO layer is much more conductive laterally as compared to the BSF layer. There may be a voltage drop between the BSF layer and the substrate which may cause some current leakage, thereby affecting the current-voltage characteristics of the solar cell in the same way as a parasitic shunt element.
The TCO layer 1016 may be formed in such a way that the edge of the TCO layer 1016 is at a distance from the intersecting point of the emitter layer 1014 and BSF layer 1018, as shown in Figures 10 and 11. As a result, the BSF layer 1018 may have the same voltage as the base substrate 1002 at all points of contact. This may significantly reduce current leakage. In order to form the TCO layer 1016 in the solar cell 1000, after the formation of the emitter layer 1014, an additional shadow mask may be used to form a wider channel for the TCO layer 1016.
Embodiments of the present invention provide a method of fabricating a heterojunction all-back-contact (ABC) solar cell. The process of patterning the layers can be completed by shadow mask deposition or laser-assisted ablation which does not require stringent alignment tolerances. Further, a conductive interlayer is formed between the emitter and BSF film. As a result, various steps in fabricating ABC solar cell that involve aligned patterning and sacrificial mask formation/removal may be avoided. In other words, all of the layers, including emitter/BSF layers and passivation layer, can be full-area deposited and none of those have to be masked and subsequently removed in the fabrication process of the solar cell.
The solar cell fabricated using the method disclosed in the embodiments comprises only full-area or point-contacted heterojunction contacts at the junctions between the crystalline silicon substrate and the emitter/BSF layer. There is also no diffused area underneath the contacts. Thus, the solar cell may reach higher open-circuit voltage as compared to the conventional homojunction point contact due to reduced contact and bulk recombination.
It will be appreciated by a person skilled in the art that numerous variations and/or modifications may be made to the present invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects to be illustrative and not restrictive.

Claims (10)

  1. A method of fabricating a heterojunction all-back-contact (ABC) solar cell, the method comprising the steps of:
    forming an emitter film on one side of a doped substrate;
    forming a conductive interlayer on the deposited emitter film;
    forming at least one channel, the channel cutting through at least the emitter film and the conductive interlayer;
    forming a continuous back surface field film on the deposited conductive interlayer and the channel formed; and
    forming a plurality of metallic grids on the deposited back surface field film, wherein at least a portion of at least one of the plurality of metallic grids is formed in the channel.
  2. The method as claimed in claim 1, wherein the conductive interlayer comprises a transparent conductive oxide (TCO) layer.
  3. The method as claimed in claim 1 or 2, wherein forming at least one channel comprises the steps of:
    depositing at least one shadow mask on the one side of the base substrate; and
    removing the at least one shadow mask, wherein removing the shadow mask forms the channel.
  4. The method as claimed in claim 1 or 2, wherein forming at least one channel comprises using laser ablation.
  5. The method as claimed in any one of the preceding claims, wherein forming an emitter film comprises the steps of:
    forming an emitter passivation layer on the one side of a base substrate;
    forming a set of emitter passivation layer openings, the set of emitter passivation layer openings cutting through the emitter passivation layer; and
    forming a full-area emitter layer on the emitter passivation layer, the emitter layer covers the set of emitter openings to form at least one emitter point contact.
  6. The method as claimed in any one of the preceding claims, wherein forming a continuous back surface field film comprises the steps of:
    forming a back surface field passivation layer on the deposited conductive interlayer and the channel formed;
    forming a set of back surface field passivation layer openings, the set of back surface field passivation layer openings cutting through the back surface field passivation layer; and
    forming a full-area back surface field layer on the back surface field passivation layer, the back surface field layer covers the set of back surface field passivation layer openings, thereby forming at least one back surface field point contact to the silicon wafer and forming at least one point contact to the conductive interlayer, thereby contacting the emitter layer.
  7. The method as claimed in any one of claim 5 or 6, wherein the emitter layer and/or the back surface field layer comprises a doped amorphous silicon layer.
  8. The method as claimed in any one of claims 5 to 7, wherein the emitter passivation layer and/or back surface field passivation layer comprises one selected from a group consisting of aluminium oxide (AlO x) and silicon nitride (SiN x).
  9. The method as claimed in any one of claims 5 to 8, further comprising the step of forming at least one groove, the groove cutting through the back surface field layer, the conductive interlayer and emitter layer.
  10. A solar cell manufactured using the method as claimed in any one of the preceding claims.
PCT/SG2015/050506 2015-12-24 2015-12-24 A method of fabricating a heterojunction all-back-contact solar cell WO2017111697A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/SG2015/050506 WO2017111697A1 (en) 2015-12-24 2015-12-24 A method of fabricating a heterojunction all-back-contact solar cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/SG2015/050506 WO2017111697A1 (en) 2015-12-24 2015-12-24 A method of fabricating a heterojunction all-back-contact solar cell

Publications (1)

Publication Number Publication Date
WO2017111697A1 true WO2017111697A1 (en) 2017-06-29

Family

ID=59090860

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SG2015/050506 WO2017111697A1 (en) 2015-12-24 2015-12-24 A method of fabricating a heterojunction all-back-contact solar cell

Country Status (1)

Country Link
WO (1) WO2017111697A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108110065A (en) * 2018-01-24 2018-06-01 泰州中来光电科技有限公司 A kind of back contact solar cell and preparation method thereof

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090223562A1 (en) * 2006-10-27 2009-09-10 Kyocera Corporation Solar Cell Element Manufacturing Method and Solar Cell Element
US20090308457A1 (en) * 2008-06-12 2009-12-17 Smith David D Trench Process And Structure For Backside Contact Solar Cells With Polysilicon Doped Regions
US20110000532A1 (en) * 2008-01-30 2011-01-06 Kyocera Corporation Solar Cell Device and Method of Manufacturing Solar Cell Device
US20120090674A1 (en) * 2009-02-26 2012-04-19 Sanyo Electric Co., Ltd. Solar cell
US20120171804A1 (en) * 2004-11-30 2012-07-05 Solexel, Inc. Patterning of silicon oxide layers using pulsed laser ablation
US20120178203A1 (en) * 2007-10-06 2012-07-12 Solexel, Inc. Laser annealing for aluminum doping and formation of back-surface field in solar cell contacts
US20140158193A1 (en) * 2011-08-09 2014-06-12 Solexel, Inc. Structures and methods of formation of contiguous and non-contiguous base regions for high efficiency back-contact solar cells
US20150011043A1 (en) * 2012-03-30 2015-01-08 Sanyo Electric Co., Ltd. Solar cell and method for manufacturing same
WO2015152816A1 (en) * 2014-04-03 2015-10-08 Trina Solar Energy Development Pte Ltd A hybrid all-back-contact solar cell and method of fabricating the same

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120171804A1 (en) * 2004-11-30 2012-07-05 Solexel, Inc. Patterning of silicon oxide layers using pulsed laser ablation
US20090223562A1 (en) * 2006-10-27 2009-09-10 Kyocera Corporation Solar Cell Element Manufacturing Method and Solar Cell Element
US20120178203A1 (en) * 2007-10-06 2012-07-12 Solexel, Inc. Laser annealing for aluminum doping and formation of back-surface field in solar cell contacts
US20110000532A1 (en) * 2008-01-30 2011-01-06 Kyocera Corporation Solar Cell Device and Method of Manufacturing Solar Cell Device
US20090308457A1 (en) * 2008-06-12 2009-12-17 Smith David D Trench Process And Structure For Backside Contact Solar Cells With Polysilicon Doped Regions
US20120090674A1 (en) * 2009-02-26 2012-04-19 Sanyo Electric Co., Ltd. Solar cell
US20140158193A1 (en) * 2011-08-09 2014-06-12 Solexel, Inc. Structures and methods of formation of contiguous and non-contiguous base regions for high efficiency back-contact solar cells
US20150011043A1 (en) * 2012-03-30 2015-01-08 Sanyo Electric Co., Ltd. Solar cell and method for manufacturing same
WO2015152816A1 (en) * 2014-04-03 2015-10-08 Trina Solar Energy Development Pte Ltd A hybrid all-back-contact solar cell and method of fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108110065A (en) * 2018-01-24 2018-06-01 泰州中来光电科技有限公司 A kind of back contact solar cell and preparation method thereof

Similar Documents

Publication Publication Date Title
US8288645B2 (en) Single heterojunction back contact solar cell
JP6059173B2 (en) Solar cell
KR101139443B1 (en) Hetero-junction solar cell and fabrication method thereof
US10658529B2 (en) Solar cell and manufacturing method thereof
KR101046219B1 (en) Solar cell having a selective emitter
JP2011507246A (en) Back electrode type solar cell having wide backside emitter region and method for manufacturing the same
US20140102524A1 (en) Novel electron collectors for silicon photovoltaic cells
JP5424800B2 (en) Heterojunction photovoltaic cell with dual doping and method of manufacturing the same
JP6388707B2 (en) Hybrid all-back contact solar cell and manufacturing method thereof
KR101918737B1 (en) Solar cell
US11251325B2 (en) Photovoltaic device and method for manufacturing the same
NL2034302B1 (en) Solar cell and photovoltaic module
KR100990864B1 (en) Solar cell and method for manufacturing the same
CN103985778A (en) Heterojunction solar cell with selective emitting electrode and manufacturing method thereof
KR20150045801A (en) Solar cell and method for manufacutring the same
KR20140112537A (en) Photovoltaic cell and manufacturing process
WO2017111697A1 (en) A method of fabricating a heterojunction all-back-contact solar cell
KR101755624B1 (en) Method for manufacturing solar cell
KR101103706B1 (en) Method for manufacturing of Back junction solar cells
US20120012176A1 (en) Solar cell and method of manufacturing the same
KR20150029203A (en) Solar cell
KR102132741B1 (en) Solar cell and method for manufacturing the same
US20150040979A1 (en) Silicon Wafers with p-n Junctions by Epitaxial Deposition and Devices Fabricated Therefrom
KR20160034062A (en) Solar cell and method for manufacturing the same
KR101889774B1 (en) Solar cell

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15911468

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15911468

Country of ref document: EP

Kind code of ref document: A1