WO2017076302A1 - 移动支付装置 - Google Patents

移动支付装置 Download PDF

Info

Publication number
WO2017076302A1
WO2017076302A1 PCT/CN2016/104397 CN2016104397W WO2017076302A1 WO 2017076302 A1 WO2017076302 A1 WO 2017076302A1 CN 2016104397 W CN2016104397 W CN 2016104397W WO 2017076302 A1 WO2017076302 A1 WO 2017076302A1
Authority
WO
WIPO (PCT)
Prior art keywords
nmos transistor
transistor
drain
signal
mobile payment
Prior art date
Application number
PCT/CN2016/104397
Other languages
English (en)
French (fr)
Inventor
徐雄伟
杨铁党
张亦农
Original Assignee
上海易码信息科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海易码信息科技有限公司 filed Critical 上海易码信息科技有限公司
Publication of WO2017076302A1 publication Critical patent/WO2017076302A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/32—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using wireless devices
    • G06Q20/322—Aspects of commerce using mobile devices [M-devices]
    • G06Q20/3227—Aspects of commerce using mobile devices [M-devices] using secure elements embedded in M-devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K7/00—Methods or arrangements for sensing record carriers, e.g. for reading patterns
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/08—Payment architectures
    • G06Q20/20—Point-of-sale [POS] network systems
    • G06Q20/204—Point-of-sale [POS] network systems comprising interface for record bearing medium or carrier for electronic funds transfer or payment credit
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H02H9/044—Physical layout, materials not provided for elsewhere

Definitions

  • the invention belongs to the field of mobile payment, and in particular relates to a mobile payment device.
  • One type of offline mobile payment system includes an encoding unit for generating a pulse signal matching the source data with source data including bank card magnetic stripe information, and a waveform modulation unit for using the pulse signal For input, generating a modulated signal that matches the pulse signal; a smartphone for performing a data processing function of the encoding unit and the waveform modulation unit and outputting the modulated signal; a magnetic pulse transmitter for using the smart phone Receiving the modulated signal and converting the modulated signal into a magnetic pulse signal; a POS terminal for receiving the magnetic pulse signal from the magnetic pulse transmitter through its magnetic head, converting the magnetic pulse signal into a bank card Magnetic stripe information and make a payment.
  • the magnetic pulse transmitter includes an audio connector, a magnetic pulse transmitting end, and a package housing.
  • the magnetic pulse emitting end is encapsulated inside the encapsulating case, and the magnetic pulse emitting end comprises a magnet and a transmitting coil wound around the magnet.
  • the signal at both ends of the transmitting coil is a modulated signal of the audio port output of the smart phone that is modulated and loaded with information such as two track data.
  • the modulated signal can be directly used to drive the transmitting coil, and the strength of the magnetic field formed around the final transmitting coil depends on the flow.
  • the current of the transmitting coil and the current pair The speed of time changes.
  • the method of directly driving the transmitting coil by the audio port of the smart phone is adopted.
  • the smart phone has sufficient driving capability for the transmitting coil
  • it is necessary to use a smart phone to implement the payment behavior when implementing mobile payment If the user does not carry the smart phone or the smart phone is not enough, the mobile phone can not be implemented, thereby limiting the usage scenario and scope of the mobile payment.
  • the main control chip micro control unit
  • the I/O port of the main control chip is directly used to drive the transmitting coil
  • Vcoil_1 is The voltage waveform diagram of one end of the transmitting coil
  • Vcoil_2 is the voltage waveform diagram of the other end of the transmitting coil
  • Vcoil is the waveform diagram of the magnetic pulse signal of the transmitting coil
  • the spike characteristic of the voltage and magnetic pulse waveform is not conducive to the capture of the magnetic pulse signal by the POS terminal head. , affecting the receiving sensitivity.
  • the technical problem to be solved by the present invention is to provide a mobile payment device, which broadens the time of signal rise by setting a delay buffer circuit, and effectively suppresses transients in the driving level direction at both ends of the transmitting coil.
  • the induced surge voltage effectively enhances the driving capability by bidirectionally driving the MOS transistor circuit.
  • the maximum power transmission can be realized, so that the magnetic field strength excited by the transmitting coil can be effectively improved, effectively Improved power usage efficiency.
  • a mobile payment device comprising:
  • the main control chip is used for inputting the account information data, and the I/O port outputs the FSK signal with the two-track data information after the FSK modulation with the square wave as the basic carrier;
  • a first delay buffer circuit configured to receive a first FSK signal output by the first output port of the main control chip, and output a first driving signal to the first input end of the bidirectional driving MOS transistor circuit;
  • a second delay buffer circuit configured to receive a second FSK signal outputted by the second output port of the main control chip, and output a second driving signal to the second input end of the bidirectional driving MOS transistor circuit;
  • the bidirectional driving MOS tube circuit is configured to drive the transmitting coil, and the input end is respectively connected to the positive pole of the power source, the first driving signal, the second driving signal and the ground, and the two output ends are connected in parallel with the transmitting coil and the parallel capacitor;
  • a transmitting coil for transmitting a magnetic pulse signal carrying two track data information to the POS terminal.
  • the first FSK signal and the second FSK signal are complementary signals.
  • the first delay buffer circuit and the second delay buffer circuit have the same structure.
  • the first delay buffer circuit and the second delay buffer circuit are configured as follows: the FSK signal input end is connected to one end of the first resistor, and the other end of the first resistor is connected to the second resistor and the first capacitor At one end, the second resistor and the other end of the first capacitor are grounded.
  • the bidirectional driving MOS transistor circuit includes a first NMOS transistor, a second NMOS transistor, a third NMOS transistor, and a fourth NMOS transistor, and the drains of the first NMOS transistor and the second NMOS transistor are connected to the positive terminal of the power supply.
  • the sources of the third NMOS transistor and the fourth NMOS transistor are grounded, and the source of the first NMOS transistor is connected Connected to the drain of the fourth NMOS transistor, the source of the second NMOS transistor is connected to the drain of the third NMOS transistor, the gates of the first NMOS transistor and the third NMOS transistor are connected to the first driving signal, the second NMOS transistor and the fourth The gate of the NMOS transistor is connected to the second driving signal, and the transmitting coil and the parallel capacitor are connected in parallel between the source of the first NMOS transistor and the drain of the third NMOS transistor.
  • the bidirectional driving MOS transistor circuit includes a first PMOS transistor, a second PMOS transistor, a third NMOS transistor, and a fourth NMOS transistor, and the source of the first PMOS transistor and the second PMOS transistor is connected to the main control.
  • the power supply end of the chip power, the source of the third NMOS transistor and the fourth NMOS transistor are grounded, the drain of the first PMOS transistor is connected to the drain of the third NMOS transistor, and the drain of the second PMOS transistor is connected to the drain of the fourth NMOS transistor a gate of the first PMOS transistor and the third NMOS transistor is connected to the first driving signal, and a gate of the second PMOS transistor and the fourth NMOS transistor is connected to the second driving signal, a drain of the first PMOS transistor and a second PMOS transistor Connect the transmit coil and the parallel capacitor between the drains.
  • the main control chip when the mobile payment device is initialized, the main control chip receives the received account information data by wireless.
  • the parallel capacitor effectively suppresses the surge voltage caused by the transient in the driving level direction at both ends of the transmitting coil, thereby effectively suppressing the surge magnetic pulse in the magnetic field;
  • the bidirectional driving MOS tube circuit enables the transmitting coil power supply to be directly obtained from the power source, so that the ability to drive the transmitting coil is limited only by the maximum output power of the power source, which effectively enhances the driving capability, and can achieve the maximum in the coil with good impedance matching.
  • the power transmission enables the strength of the magnetic field excited by the coil to be effectively improved, which effectively improves the efficiency of the power supply.
  • 1 is a schematic diagram showing waveforms of voltages across the transmitting coil and emitted magnetic pulse signals when the control chip I/O port directly drives the transmitting coil;
  • FIG. 2 is a schematic block diagram of a mobile payment device according to an embodiment of the present invention.
  • FIG. 3 is a circuit schematic diagram of a mobile payment device according to a first embodiment of the present invention.
  • FIG. 4 is a schematic diagram showing waveforms of voltages and transmitted magnetic pulse signals at both ends of a transmitting coil after a mobile payment device according to a first embodiment of the present invention
  • FIG. 5 is a circuit schematic diagram of a mobile payment device according to a second embodiment of the present invention.
  • FIG. 2 it is a schematic block diagram of a mobile payment device according to an embodiment of the present invention, which includes: a main control chip 10 for inputting account information data as input, and outputting a square wave as a basic carrier after FSK modulation The FSK signal of the second track data information; the first delay buffer circuit 20 is configured to receive the first FSK signal outputted by the first output port of the main control chip, and output the first driving signal to the first input end of the bidirectional driving MOS transistor circuit The second delay buffer circuit 30 is configured to receive a second FSK signal outputted by the second output port of the main control chip, and output a second driving signal to the second input end of the bidirectional driving MOS transistor circuit; the bidirectional driving MOS transistor circuit 40 , used to drive the transmitting coil 50, the input end is respectively connected to the positive pole of the power supply, A driving signal, a second driving signal and a ground, the two output terminals are connected in parallel with the transmitting coil 50 and the parallel capacitor 60; and the transmitting coil 50 is configured to transmit a
  • the delay buffer circuit broadens the time of signal rise, effectively suppressing the surge voltage caused by transients in the drive level direction at both ends of the transmitting coil, and is effective by bidirectional driving the MOS transistor circuit.
  • the driving capability is enhanced, and in the coil with good impedance matching, the maximum power transmission can be realized, so that the magnetic field strength excited by the transmitting coil can be effectively improved, and the use efficiency of the power source is effectively improved.
  • the main control chip 10 receives the account information data by wireless.
  • the mobile payment device binds the account information for payment, and when the mobile device is subsequently run, the account information including the bound account may be transmitted to the POS terminal for payment.
  • the first FSK signal and the second FSK signal are complementary signals.
  • the first delay buffer circuit 20 and the second delay buffer circuit 30 are identical in structure. Referring to FIG. 3, the first delay buffer circuit 20 and the second delay buffer circuit 30 are structured as follows: the FSK signal input end is connected to one end of the first resistor R1, and the other end of the first resistor R1 is connected to the second resistor R2 and One end of the first capacitor C1, the second resistor R2 and the other end of the first capacitor C1 are grounded.
  • the bidirectional driving MOS transistor circuit includes a drain of the first NMOS transistor Q1, the second NMOS transistor Q2, the third NMOS transistor Q3, and the fourth NMOS transistor Q4, Q1 and Q2.
  • the source of Q3 and Q4 is grounded, the source of Q1 is connected to the drain of Q4, the source of Q2 is connected to the drain of Q3, the gate of Q1 and Q3 is connected to the first drive signal, and the gate of Q2 and Q4.
  • the transmitting coil 50 and the parallel capacitor 60 are connected in parallel between the source of Q1 and the drain of Q3.
  • the parallel connection of the capacitors at both ends of the transmitting coil is another effective means for improving the sharp change characteristics of the magnetic field.
  • the wave at the two ends of the transmitting coil due to the transient of the driving level is effectively suppressed.
  • the surge voltage in turn, effectively suppresses the surge magnetic pulse in the magnetic field.
  • the IO_1 terminal when the IO_1 terminal outputs a high level, the IO_2 terminal outputs a low level, that is, FSK_1 is a high level, FSK_2 is a low level, and a level signal that rises slowly on the port IO_1 triggers the MOS.
  • the tube performs the switching action, so that Q1 and Q3 are simultaneously turned on, and the current is directly charged by the positive pole of the power source via the parallel capacitor 60 at both ends of the coil, so that the voltage connected to the source terminal of the NMOS transistor Q1, that is, the COIL_1 terminal coil is suppressed, and does not occur.
  • Vcoil_1 is a voltage waveform diagram of one end of the transmitting coil
  • Vcoil_2 is The waveform of the voltage at one end of the coil
  • Vcoil is the waveform of the magnetic pulse of the transmitting coil.
  • the power of the transmitting coil is directly obtained from the power supply, so that the ability to drive the transmitting coil is only affected by Limited to the power supply
  • the large output power effectively enhances the driving capability.
  • the maximum power transmission can be realized, so that the magnetic field strength excited by the transmitting coil can be effectively improved, effectively improving the use efficiency of the power supply, and increasing The recognition sensitivity of the POS terminal to the magnetic pulse signal.
  • the bidirectional driving MOS transistor circuit includes a first PMOS transistor Q1, a second PMOS transistor Q2, a third NMOS transistor Q3, and a fourth NMOS transistor Q4, and a first PMOS.
  • the source of the transistor Q1 and the second PMOS transistor Q2 is connected to the power supply terminal VCC for supplying power of the main control chip 10, the sources of the third NMOS transistor Q3 and the fourth NMOS transistor Q4 are grounded, and the drain of the first PMOS transistor Q1 is connected to the third terminal.
  • the drain of the NMOS transistor Q3, the drain of the second PMOS transistor Q2 is connected to the drain of the fourth NMOS transistor Q4, the gates of the first PMOS transistor Q1 and the third NMOS transistor Q3 are connected to the first driving signal, and the second PMOS transistor Q2
  • the second driving signal is connected to the gate of the fourth NMOS transistor Q4, and the transmitting coil 50 and the parallel capacitor 60 are connected in parallel between the drain of the first PMOS transistor Q1 and the drain of the second PMOS transistor Q2.

Landscapes

  • Business, Economics & Management (AREA)
  • Engineering & Computer Science (AREA)
  • Accounting & Taxation (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Finance (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Artificial Intelligence (AREA)
  • Development Economics (AREA)
  • Economics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Near-Field Transmission Systems (AREA)

Abstract

一种移动支付装置，包括：主控芯片（10），用于以账户信息数据为输入，I/O口输出以方波为基本载波的经过FSK调制后载有二磁道数据信息的FSK信号；第一延时缓冲电路（20），用于接收主控芯片第一输出端口输出的第一FSK信号，并输出第一驱动信号至双向驱动MOS管电路的第一输入端；第二延时缓冲电路（30），用于接收主控芯片第二输出端口输出的第二FSK信号，并输出第二驱动信号至双向驱动MOS管电路的第二输入端；双向驱动MOS管电路（40），用于驱动发射线圈（50），两输出端并联发射线圈（50）和并接电容（60）；发射线圈（50），用于向POS终端发射载有二磁道数据信息的磁脉冲信号。该装置更利于POS终端磁头对发射线圈的脉冲磁场进行捕获和识别。

Description

移动支付装置 技术领域
本发明属于移动支付领域，具体涉及一种移动支付装置。
背景技术
日常生活中，用户经常使用移动终端上安装的移动应用程序来完成某种行为或达到某种效果，例如使用移动支付程序来执行支付，即所谓的移动支付。
申请公布号为CN 104867008A，公开日为2015年8月26日的中国专利申请201510289398.X公开了一种线下移动支付方法及系统，可用于实现在POS终端上进行非接触式的线下支付实现与刷卡支付相同的结果。其中一种线下移动支付系统包括编码单元，用于以包含银行卡磁条信息的源数据为输入，生成与所述源数据相匹配的脉冲信号；波形调制单元，用于以所述脉冲信号为输入，生成与所述脉冲信号相匹配的调制信号；智能手机，用于执行编码单元和波形调制单元的数据处理功能并输出所述调制信号；磁脉冲发射器，用于从所述智能手机接收所述调制信号，并将所述调制信号转换成磁脉冲信号；POS终端，用于通过其磁头从所述磁脉冲发射器接收所述磁脉冲信号，将所述磁脉冲信号转换成银行卡的磁条信息，并进行支付。其中一应用实例中，磁脉冲发射器包括音频接头、磁脉冲发射端和封装外壳。磁脉冲发射端封装在封装壳内部，磁脉冲发射端包括磁体及缠绕在磁体上的发射线圈。发射线圈两端的信号为智能手机的音频口输出的经过调制后载有二磁道数据等信息的调制信号，此调制信号可直接用于驱动发射线圈，最终发射线圈周围形成磁场的强度取决于流经发射线圈的电流大小及该电流对 时间变化的速度。
上述申请公布号为CN 104867008A的专利中披露的一实施例中，采用的是由智能手机的音频口直接驱动发射线圈的方式，在该方式下，虽然智能手机对发射线圈具有足够的驱动能力，但需在实施移动支付时使用智能手机来完成支付行为，若用户未随身携带智能手机或智能手机电量不足则不能实施，从而限制了移动支付的使用场景及范围。
在另外一种移动支付场景中，若使用主控芯片(微控制单元)替代智能手机，直接使用主控芯片的I/O口驱动发射线圈，则存在以下弊端：其一，流经发射线圈的最大电流受主控芯片的I/O口的最大驱动能力的限制，使得发射线圈激发的磁场强度受限于I/O口的最大驱动电流，从而导致POS终端的磁头感应和接收到的有效数据范围降低，不利于高效的发挥系统性能。其二，当驱动能力接近主控芯片的I/O口的极限时，呈现了较强的感应负载特性，发射线圈两端的电平在快速进行切换时，会在负载上形成强烈的尖峰脉冲电信号，经调制后的载波电压信号驱动发射线圈后在空间中形成的磁场呈现出尖锐上升和下降特性，参见图1，所示为发射线圈两端的电压和发射磁脉冲的波形示意图，其中Vcoil_1为发射线圈一端的电压波形图，Vcoil_2为发射线圈另一端的电压波形图，Vcoil为发射线圈的磁脉冲信号波形示意图，电压和磁脉冲波形的尖峰脉冲特性不利于POS终端磁头对磁脉冲信号的捕捉，影响了接收灵敏度。
发明内容
本发明要解决的技术问题是提供一种移动支付装置，通过设置延时缓冲电路拓宽了信号上升的时间，有效地抑制了在发射线圈两端由于驱动电平方向的瞬变 导致的浪涌电压，通过双向驱动MOS管电路有效地增强了驱动能力，在进行良好阻抗匹配的发射线圈中，可以实现最大功率传输，使得发射线圈激发的磁场强度能得到有效的提升，有效地改善了电源的使用效率。
为解决上述技术问题，本发明采用如下的技术方案：
一种移动支付装置，包括：
主控芯片，用于以账户信息数据为输入，I/O口输出以方波为基本载波的经过FSK调制后载有二磁道数据信息的FSK信号；
第一延时缓冲电路，用于接收主控芯片第一输出端口输出的第一FSK信号，并输出第一驱动信号至双向驱动MOS管电路的第一输入端；
第二延时缓冲电路，用于接收主控芯片第二输出端口输出的第二FSK信号，并输出第二驱动信号至双向驱动MOS管电路的第二输入端；
双向驱动MOS管电路，用于驱动发射线圈，输入端分别连接电源正极、第一驱动信号、第二驱动信号和地，两输出端并联发射线圈和并接电容；
发射线圈，用于向POS终端发射载有二磁道数据信息的磁脉冲信号。
一优选实施例中，所述第一FSK信号和所述第二FSK信号为互补信号。
一优选实施例中，所述第一延时缓冲电路和第二延时缓冲电路结构相同。
一优选实施例中，所述第一延时缓冲电路和第二延时缓冲电路结构如下：FSK信号输入端连接第一电阻的一端，第一电阻的另一端并接第二电阻和第一电容的一端，第二电阻和第一电容的另一端接地。
一优选实施例中，所述双向驱动MOS管电路包括第一NMOS管、第二NMOS管、第三NMOS管和第四NMOS管，第一NMOS管和第二NMOS管的漏极接电源正极，第三NMOS管和第四NMOS管的源极接地，第一NMOS管的源极连 接第四NMOS管的漏极，第二NMOS管的源极连接第三NMOS管的漏极，第一NMOS管和第三NMOS管的栅极接第一驱动信号，第二NMOS管和第四NMOS管的栅极接第二驱动信号，第一NMOS管的源极和第三NMOS管的漏极之间并接发射线圈和并接电容。
一优选实施例中，所述双向驱动MOS管电路包括第一PMOS管、第二PMOS管、第三NMOS管和第四NMOS管，第一PMOS管和第二PMOS管的源极接供给主控芯片电能的供电端，第三NMOS管和第四NMOS管的源极接地，第一PMOS管的漏极连接第三NMOS管的漏极，第二PMOS管的漏极连接第四NMOS管的漏极，第一PMOS管和第三NMOS管的栅极接第一驱动信号，第二PMOS管和第四NMOS管的栅极接第二驱动信号，第一PMOS管的漏极和第二PMOS管的漏极之间并接发射线圈和并接电容。
一优选实施例中，移动支付装置初始化运行时，所述主控芯片通过无线方式接收接收账户信息数据。
采用本发明具有如下的有益效果：
1、拓宽了信号上升的时间，有效地改善电源稳定性、输出端磁场的锐变化特性，更利于POS终端磁头对发射线圈的脉冲磁场进行捕获和识别；
2、并接电容有效地抑制了在发射线圈两端由于驱动电平方向的瞬变导致的浪涌电压，进而有效地抑制了磁场中的浪涌磁脉冲；
3、双向驱动MOS管电路使得发射线圈供电直接从电源获取，使得驱动发射线圈的能力仅仅受限于电源最大输出功率，有效地增强了驱动能力，在进行良好阻抗匹配的线圈中，可以实现最大功率传输，使得线圈激发的磁场强度能得到有效地提升，有效地改善了电源的使用效率。
附图说明
图1为控制芯片I/O口直接驱动发射线圈时发射线圈两端的电压和发射的磁脉冲信号波形示意图；
图2为本发明实施例的移动支付装置的原理框图；
图3为本发明第一种实施例的移动支付装置的电路原理图；
图4为通过本发明第一种实施例的移动支付装置后发射线圈两端的电压和发射的磁脉冲信号波形示意图；
图5为本发明第二种实施例的移动支付装置的电路原理图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
参见图2，所示为本发明实施例的移动支付装置的原理框图，其包括：主控芯片10，用于以账户信息数据为输入，输出以方波为基本载波的经过FSK调制后载有二磁道数据信息的FSK信号；第一延时缓冲电路20，用于接收主控芯片第一输出端口输出的第一FSK信号，并输出第一驱动信号至双向驱动MOS管电路的第一输入端；第二延时缓冲电路30，用于接收主控芯片第二输出端口输出的第二FSK信号，并输出第二驱动信号至双向驱动MOS管电路的第二输入端；双向驱动MOS管电路40，用于驱动发射线圈50，输入端分别连接电源正极、第 一驱动信号、第二驱动信号和地，两输出端并联发射线圈50和并接电容60；发射线圈50，用于向POS终端发射载有二磁道数据信息的磁脉冲信号。通过以上设置的移动支付装置，延时缓冲电路拓宽了信号上升的时间，有效地抑制了在发射线圈两端由于驱动电平方向的瞬变导致的浪涌电压，通过双向驱动MOS管电路有效的增强了驱动能力，在进行良好阻抗匹配的线圈中，可以实现最大功率传输，使得发射线圈激发的磁场强度能得到有效地提升，有效地改善了电源的使用效率。
在较优的应用实例中，移动支付装置初始化运行时，主控芯片10通过无线方式接收账户信息数据。初始化运行时，移动支付装置绑定用以支付的账户信息，在移动装置后续运行时，即可向POS终端发射包含已绑定的账户信息，用于支付。
在一具体应用实例中，第一FSK信号和所述第二FSK信号为互补信号。在一具体应用实例中，第一延时缓冲电路20和第二延时缓冲电路30结构相同。参见图3所示，第一延时缓冲电路20和第二延时缓冲电路30结构如下：FSK信号输入端连接第一电阻R1的一端，第一电阻R1的另一端并接第二电阻R2和第一电容C1的一端，第二电阻R2和第一电容C1的另一端接地。
图3示出的一实施例的电路原理图中，双向驱动MOS管电路包括第一NMOS管Q1、第二NMOS管Q2、第三NMOS管Q3和第四NMOS管Q4，Q1和Q2的漏极接电源正极，Q3和Q4的源极接地，Q1的源极连接Q4的漏极，Q2的源极连接Q3的漏极，Q1和Q3的栅极接第一驱动信号，Q2和Q4的栅极接第二驱动信号，Q1的源极和Q3的漏极之间并接发射线圈50和并接电容60。其工作过程和有益效果如下：
1)当主控芯片的IO口输出电平由低向高进行切换时(以IO_1端口进行说明)，电容由完全放完电的状态开始以时间常数
Figure PCTCN2016104397-appb-000001
进行快速充电，R1，R2，C1连接在主控芯片的输出端口上，原本在IO_1端口上输出的信号呈现的阶跃信号特性，经由R1，R2，C1组成的延时缓冲电路后，第一驱动电路输出的信号呈现出增长速度逐渐递减的趋势，拓宽了信号上升的时间，有效的改善了输出端磁场的锐变化特性，更利于磁头对载波磁场进行捕获和识别。与此同时在发射线圈两端并接电容是此电路改善磁场尖锐变化特性的又一个有效手段，并接电容后，有效的抑制了在发射线圈两端由于驱动电平方向的瞬变导致的浪涌电压，进而有效的抑制了磁场中的浪涌磁脉冲。
2)对于双向驱动MOS管电路40，当IO_1端输出高电平，IO_2端输出低电平，即FSK_1为高电平，FSK_2为低电平，端口IO_1上缓慢上升的电平信号触发了MOS管进行开关动作，使得Q1和Q3同时导通，电流直接由电源的正极经由线圈两端的并接电容60进行快速充电，使得连接至NMOS管Q1源极端即COIL_1端线圈电压得到抑制，不会发生瞬变，直到并接电容充满电，当进行状态切换时即原本输出高电平的IO_1端口输出低电平，原本输出低电平的OI_2端口输出高电平，使得并接电容60刚开始以相对于充电时速度的两倍快速的放电，当放完电后进而进行反向充电，电容的快速充放电有效抑制了在激励源进行瞬时切换时产生的浪涌，参见图4，所示为通过本发明实施例的移动支付装置后发射线圈两端的电压和发射的磁脉冲信号波形示意图，其中Vcoil_1为发射线圈一端的电压波形图，Vcoil_2为发射线圈一端的电压波形图，Vcoil为发射线圈的磁脉冲波形示意图，相对于图1，Vcoil_1，Vcoil_2以及Vcoil的尖峰明显得到抑制，发射线圈供电直接从电源获取，使得驱动发射线圈的能力仅仅受限于电源最 大输出功率，有效地增强了驱动能力，在进行良好阻抗匹配的线圈中，可以实现最大功率传输，使得发射线圈激发的磁场强度能得到有效地提升，有效地改善了电源的使用效率，且增加了POS终端对磁脉冲信号的识别灵敏度。
图5示出的另一实施例的电路原理图中，所述双向驱动MOS管电路包括第一PMOS管Q1、第二PMOS管Q2、第三NMOS管Q3和第四NMOS管Q4，第一PMOS管Q1和第二PMOS管Q2的源极接供给主控芯片10电能的供电端VCC，第三NMOS管Q3和第四NMOS管Q4的源极接地，第一PMOS管Q1的漏极连接第三NMOS管Q3的漏极，第二PMOS管Q2的漏极连接第四NMOS管Q4的漏极，第一PMOS管Q1和第三NMOS管Q3的栅极接第一驱动信号，第二PMOS管Q2和第四NMOS管Q4的栅极接第二驱动信号，第一PMOS管Q1的漏极和第二PMOS管Q2的漏极之间并接发射线圈50和并接电容60。其工作过程和有益效果与图3中示出的电路原理图相类似，不再做具体描述。
应当理解，本文所述的示例性实施例是说明性的而非限制性的。而且，可将各实施例中关于各特征或方面的描述适用于其他实施例中的其他类似特征或方面。
尽管结合附图描述了本发明的一个或多个实施例，本领域普通技术人员应当理解，在不脱离通过所附权利要求所限定的本发明的精神和范围的情况下，可以做出各种形式和细节的改变。

Claims (7)

  1. 一种移动支付装置，其特征在于，包括：
    主控芯片(10)，用于以账户信息数据为输入，I/O口输出以方波为基本载波的经过FSK调制后载有二磁道数据信息的FSK信号；
    第一延时缓冲电路(20)，用于接收主控芯片第一输出端口输出的第一FSK信号，并输出第一驱动信号至双向驱动MOS管电路的第一输入端；
    第二延时缓冲电路(30)，用于接收主控芯片第二输出端口输出的第二FSK信号，并输出第二驱动信号至双向驱动MOS管电路的第二输入端；
    双向驱动MOS管电路(40)，用于驱动发射线圈(50)，输入端分别连接电源正极、第一驱动信号、第二驱动信号和地，两输出端并联发射线圈(50)和并接电容(60)；
    发射线圈(50)，用于向POS终端发射载有二磁道数据信息的磁脉冲信号。
  2. 按照权利要求1所述的移动支付装置，其特征在于，所述第一FSK信号和所述第二FSK信号为互补信号。
  3. 按照权利要求1所述的移动支付装置，其特征在于，所述第一延时缓冲电路(20)和第二延时缓冲电路(30)结构相同。
  4. 按照权利要求1至3任一所述的移动支付装置，其特征在于，所述第一延时缓冲电路(20)和第二延时缓冲电路(30)结构如下：FSK信号输入端连接第一电阻的一端，第一电阻的另一端并接第二电阻和第一电容的一端，第二电阻和第一电容的另一端接地。
  5. 按照权利要求1至3任一所述的移动支付装置，其特征在于，所述双向驱动MOS管电路包括第一NMOS管、第二NMOS管、第三NMOS管和第四NMOS管，第一NMOS管和第二NMOS管的漏极接电源正极，第三NMOS管和第四 NMOS管的源极接地，第一NMOS管的源极连接第四NMOS管的漏极，第二NMOS管的源极连接第三NMOS管的漏极，第一NMOS管和第三NMOS管的栅极接第一驱动信号，第二NMOS管和第四NMOS管的栅极接第二驱动信号，第一NMOS管的源极和第三NMOS管的漏极之间并接发射线圈(50)和并接电容(60)。
  6. 按照权利要求1至3任一所述的移动支付装置，其特征在于，所述双向驱动MOS管电路包括第一PMOS管、第二PMOS管、第三NMOS管和第四NMOS管，第一PMOS管和第二PMOS管的源极接供给主控芯片(10)电能的供电端，第三NMOS管和第四NMOS管的源极接地，第一PMOS管的漏极连接第三NMOS管的漏极，第二PMOS管的漏极连接第四NMOS管的漏极，第一PMOS管和第三NMOS管的栅极接第一驱动信号，第二PMOS管和第四NMOS管的栅极接第二驱动信号，第一PMOS管的漏极和第二PMOS管的漏极之间并接发射线圈(50)和并接电容(60)。
  7. 按照权利要求1至3任一所述的移动支付装置，其特征在于，移动支付装置初始化运行时，所述主控芯片通过无线方式接收账户信息数据。
PCT/CN2016/104397 2015-11-03 2016-11-02 移动支付装置 WO2017076302A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510736785.3A CN105335849A (zh) 2015-11-03 2015-11-03 移动支付装置
CN201510736785.3 2015-11-03

Publications (1)

Publication Number Publication Date
WO2017076302A1 true WO2017076302A1 (zh) 2017-05-11

Family

ID=55286363

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/104397 WO2017076302A1 (zh) 2015-11-03 2016-11-02 移动支付装置

Country Status (2)

Country Link
CN (1) CN105335849A (zh)
WO (1) WO2017076302A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113342153A (zh) * 2021-06-04 2021-09-03 上海助院科技有限公司 Rf发射芯片的电源及上电复位电路

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105335849A (zh) * 2015-11-03 2016-02-17 上海易码信息科技有限公司 移动支付装置
CN106960339A (zh) * 2017-03-15 2017-07-18 上海易码信息科技有限公司 一种贴片式移动支付装置
CN107316191A (zh) * 2017-05-10 2017-11-03 上海易码信息科技有限公司 磁的信息收发装置及磁的信息传递方法和转账方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102364515A (zh) * 2011-10-24 2012-02-29 深圳盒子支付信息技术有限公司 一种移动支付终端的支付电路
CN103136856A (zh) * 2011-12-05 2013-06-05 赛酷特(北京)信息技术有限公司 一种基于音频接口的支付装置
CN104408835A (zh) * 2014-10-21 2015-03-11 深圳市易联技术有限公司 一种应用于pos终端有线音频通信中的抗干扰装置
CN104867008A (zh) * 2015-05-29 2015-08-26 上海易码信息科技有限公司 一种线下移动支付方法及其系统
CN105335849A (zh) * 2015-11-03 2016-02-17 上海易码信息科技有限公司 移动支付装置
CN205091789U (zh) * 2015-11-03 2016-03-16 上海易码信息科技有限公司 移动支付装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101383018B (zh) * 2007-09-04 2011-11-09 上海瀚银信息技术有限公司 一种基于智能存储卡和手机实现非接触式支付的方法
CN102402827B (zh) * 2011-09-30 2014-12-10 重庆南天数据资讯服务有限公司 应用于移动通信终端的pos刷卡支付装置
CN103218713A (zh) * 2013-05-13 2013-07-24 上海盛本通讯科技有限公司 基于智能平台的多功能pos终端、系统及其支付方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102364515A (zh) * 2011-10-24 2012-02-29 深圳盒子支付信息技术有限公司 一种移动支付终端的支付电路
CN103136856A (zh) * 2011-12-05 2013-06-05 赛酷特(北京)信息技术有限公司 一种基于音频接口的支付装置
CN104408835A (zh) * 2014-10-21 2015-03-11 深圳市易联技术有限公司 一种应用于pos终端有线音频通信中的抗干扰装置
CN104867008A (zh) * 2015-05-29 2015-08-26 上海易码信息科技有限公司 一种线下移动支付方法及其系统
CN105335849A (zh) * 2015-11-03 2016-02-17 上海易码信息科技有限公司 移动支付装置
CN205091789U (zh) * 2015-11-03 2016-03-16 上海易码信息科技有限公司 移动支付装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113342153A (zh) * 2021-06-04 2021-09-03 上海助院科技有限公司 Rf发射芯片的电源及上电复位电路

Also Published As

Publication number Publication date
CN105335849A (zh) 2016-02-17

Similar Documents

Publication Publication Date Title
WO2017076302A1 (zh) 移动支付装置
CN103413165B (zh) 控制nfc标签的方法和受控nfc标签
US8519762B2 (en) Adjusting circuit of duty cycle and its method
US11923717B2 (en) Charging circuit and electronic device
CN107887986B (zh) 信号调制方法及信号整流及调制装置
CN108880521B (zh) 一种mosfet开关驱动电路
KR102603561B1 (ko) 무선 전력 송신 및 통신을 위한 시스템 및 방법
KR20130140586A (ko) 안테나 드라이버 및 션트 레귤레이터의 컴포넌트들을 결합한 nfc 디바이스
CN104408835B (zh) 一种应用于pos终端有线音频通信中的抗干扰装置
JP2019528672A (ja) 低電力磁気セキュア伝送のための回路およびシステム
WO2022083475A1 (zh) 一种无源射频识别标签的正反馈闩锁限幅控制电路和方法
US9680513B2 (en) Signal transceiver
CN103731046A (zh) 一种动态整流控制电路与无源rfid及动态整流控制方法
CN104919703B (zh) 具有高电压输入能力的单端比较器电路
CN111144149B (zh) 限制应答器从磁场接收的电压水平的方法和对应的应答器
US9991700B2 (en) Power bank, power bank system and method thereof
KR101917119B1 (ko) 저 전력 소비의 mst 구동 ic
CN108667280A (zh) 一种基于nmos管h桥的铁氧体移相与开关器件驱动电路
CN207304498U (zh) 一种逆e类功率放大电路
CN203761413U (zh) 基于音频接口的通信装置
US11411492B1 (en) Self limiting charge pump
TW201134096A (en) Output pad system and pad driving circuit thereof
CN104573792B (zh) 一种低频半双工无源射频卡的泻电自反馈电路
CN205091789U (zh) 移动支付装置
CN112887950A (zh) 检测电路、近场通信nfc功能控制方法和电子设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16861570

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 05.09.2018)

122 Ep: pct application non-entry in european phase

Ref document number: 16861570

Country of ref document: EP

Kind code of ref document: A1