WO2016197947A1 - Procédé de gestion d'espace d'adresse de radiomessagerie et contrôleur - Google Patents

Procédé de gestion d'espace d'adresse de radiomessagerie et contrôleur Download PDF

Info

Publication number
WO2016197947A1
WO2016197947A1 PCT/CN2016/085279 CN2016085279W WO2016197947A1 WO 2016197947 A1 WO2016197947 A1 WO 2016197947A1 CN 2016085279 W CN2016085279 W CN 2016085279W WO 2016197947 A1 WO2016197947 A1 WO 2016197947A1
Authority
WO
WIPO (PCT)
Prior art keywords
address
target
address space
page
space
Prior art date
Application number
PCT/CN2016/085279
Other languages
English (en)
Chinese (zh)
Inventor
朱爽
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2016197947A1 publication Critical patent/WO2016197947A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Definitions

  • the present invention relates to a computer system, and more particularly to a paging address space management method and controller.
  • the structure of a computer system provided by the prior art is illustrated.
  • the computer system includes, but is not limited to, a processor 100, a controller 101, and a memory 102, which is a computer.
  • the basic unit of the system the computer system needs to move data from or write data to the memory 102, and the external device 103 is used to communicate with the external system or supplement the additional functions of the computer system, the controller 101 Is for connecting the processor 100 and the external device 103, and the controller 101 further provides a storage method of the memory 102 to enable the controller 101 to assist the processor 100 and the external device 103 to access the memory 102;
  • the address space of the controller 101 is divided into a plurality of independently stored storage units, and the controller 101 predetermines a memory address mapping of each of the storage units and each external device 103.
  • Relationship that is, the controller 101 predetermines a memory address mapping relationship, which includes a one-to-one correspondence between each storage unit and each external device, as shown in FIG. 2, that is, the address mapping relationship includes The mapping relationship between the storage unit 1 and the external device 1, the mapping relationship between the storage unit 2 and the external device 2, and the like, each of the storage units has a fixed start address and an end address, and the controller 101 can be based on the address of each storage unit. Selecting a suitable external device for establishing the memory address mapping relationship, because the controller 101 has determined the memory address mapping relationship, enabling the controller 101 to directly read and write the memory of the external device 103 to enable reading No additional software overhead is incurred during the process;
  • a disadvantage of the prior art is that the address range size of each of the storage units is fixed, and once a certain storage unit allocates an external device 103, even if the external device 103 cannot run out of the storage list The address resource of the element, but the remaining address of the storage unit cannot be used, thereby causing waste of the address resource of the controller 101; and if the address space of a certain external device 103 is larger than the address of the storage unit corresponding to the external device 103 In the case of space, the controller 101 cannot successfully attach the external device 103.
  • the embodiment of the invention provides a paging address space management method and a controller, which can effectively save the address resource of the controller and avoid waste of the controller address resource;
  • a first aspect of the embodiments of the present invention provides a paging address space management method, including:
  • Determining that the address page that meets the first preset condition is paged as a first target address, and the first preset condition is that a sum of address spaces of all the first target address pages is greater than or equal to the target peripheral address space ;
  • mapping relationship Establishing a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the first target address page according to the mapping relationship On the address space.
  • the method further includes:
  • the address space is divided to form a plurality of the address pages, the sum of the address spaces of all the address pages is equal to the address space, and the address space of each of the address pages is a power of two.
  • the method further includes:
  • the determining that the address paging satisfying the first preset condition is the first target address paging comprises:
  • the first target address page that satisfies the first preset condition is determined in all of the free address pages.
  • the method further includes:
  • the occupied address page is an address page that has been mapped to an external device's peripheral address space, and the free address page is not currently associated with an external device's peripheral address space. Address paging of the mapping relationship;
  • the method further includes:
  • the method further includes:
  • the determining that the address paging that meets the first preset condition is the first target address paging comprises:
  • the first target address page that satisfies the first preset condition is determined in all of the free address pages and in the second target address page.
  • the method further includes:
  • the virtual addresses of each of the first target address pages are rearranged to form a continuous virtual address segment.
  • a second aspect of the embodiments of the present invention provides a controller, including:
  • a first determining unit configured to determine address paging, where the address paging is divided by an address space of the controller to form
  • a second determining unit configured to determine a target peripheral address space, where the target peripheral address space is a peripheral device requesting an external address space that is currently mapped to the address space, where the address space is used to map to Accessing the target peripheral address space on the address space;
  • a third determining unit configured to determine that the address paging that meets the first preset condition is a first target address paging, and the first preset condition is that a sum of address spaces of all the first target address paging is greater than or equal to The target peripheral address space;
  • mapping unit configured to establish a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the first A destination address is paged over the address space.
  • a dividing unit configured to divide the address space to form a plurality of the address pages, a sum of address spaces of all the address pages is equal to the address space, and an address space of each of the address pages is a power of 2 .
  • a fourth determining unit configured to determine a free address page, where the free address page is an address page that does not currently have a mapping relationship with an external device address space of the external device;
  • the third determining unit is further configured to: if it is determined that the sum of the address spaces of all the free address pages is greater than the target peripheral address space, determine, in all the free address pages, that the first preset condition is met The first target address is paged.
  • a fifth determining unit configured to determine a free address page and an occupied address page, wherein the occupied address page is an address page that has been mapped to a peripheral device address space of an external device, and the free address page is currently not external
  • the peripheral address space of the device establishes the address paging of the mapping relationship
  • a sixth determining unit configured to determine, in all of the occupied address pages, a second target that satisfies a second preset condition, if it is determined that a sum of address spaces of all the free address pages is smaller than the target peripheral address space Address paging, the second preset condition is an address paging of the occupied address paging whose access frequency is less than a preset value;
  • a seventh determining unit configured to cancel the mapping relationship between the second target address paging and the peripheral address space
  • the third determining unit is further configured to determine, in all of the free address pagings and the second target address paging, the first target address paging that satisfies the first preset condition.
  • the third implementation manner of the second aspect of the embodiment of the present invention further includes:
  • An eighth determining unit configured to map the target peripheral address space to the address space of the first target address paging according to the mapping relationship
  • a ninth determining unit configured to determine a virtual address of each of the first target address pages
  • a tenth determining unit configured to rearrange the virtual addresses of each of the first target addresses to form a continuous virtual address segment.
  • the embodiment of the invention discloses a paging address space management method and a controller.
  • the paging address space management method includes: determining address paging, determining a target peripheral address space, and determining the address that satisfies a first preset condition.
  • the paging is paged for the first target address, and the first preset condition is that the sum of the address spaces of all the first target address pages is greater than or equal to the target peripheral address space, and each of the first target address pages is established.
  • the mapping relationship of the target peripheral address space includes: determining address paging, determining a target peripheral address space, and determining the address that satisfies a first preset condition.
  • the paging is paged for the first target address, and the first preset condition is that the sum of the address spaces of all the first target address pages is greater than or equal to the target peripheral address space, and each of the first target address pages is established.
  • the mapping relationship of the target peripheral address space is established.
  • the embodiment is capable of determining, according to the size of the target peripheral address space of the external device, the first target address paging that satisfies the first preset condition, and the mapping relationship establishes the address of the first target address paging
  • the waste of the address resources effectively ensures the reasonable configuration of the address resources of the controller and saves the address resources of the controller.
  • FIG. 1 is a schematic structural diagram of a computer system shown in the prior art
  • FIG. 2 is a schematic structural view of a controller shown in the prior art
  • FIG. 3 is a flow chart of steps of a preferred embodiment of a paging address space management method according to an embodiment of the present invention
  • FIG. 4 is a schematic structural diagram of hardware of a system on chip according to an embodiment of the present invention.
  • FIG. 5 is a flow chart of another preferred embodiment of a paging address space management method according to an embodiment of the present invention.
  • FIG. 6 is a diagram showing an example of an address space of an external device
  • FIG. 7 is a schematic diagram of mapping relationship between each of the first target address paging and the target peripheral address space according to an embodiment of the present invention.
  • FIG. 8 is another schematic diagram of mapping relationship between each of the first target address paging and the target peripheral address space according to an embodiment of the present disclosure
  • FIG. 9 is a schematic diagram of a continuous virtual address segment according to an embodiment of the present invention.
  • FIG. 10 is a flowchart of another preferred embodiment of a paging address space management method according to an embodiment of the present disclosure.
  • FIG. 11 is a schematic structural diagram of an embodiment of a controller according to an embodiment of the present disclosure.
  • FIG. 12 is a schematic structural diagram of another embodiment of a controller according to an embodiment of the present disclosure.
  • FIG. 13 is a schematic structural diagram of another embodiment of a controller according to an embodiment of the present disclosure.
  • FIG. 14 is a schematic structural diagram of another embodiment of a controller according to an embodiment of the present invention.
  • An embodiment of the present invention provides a paging address space management method.
  • the following describes a paging address space management method provided by this embodiment in detail with reference to FIG. 3:
  • a controller of the computer system determines an address space of the controller, the address page being divided by the address space to form such that a sum of address spaces of all determined address pages is equal to the address space;
  • the number of the address pages that have been determined is not limited, and the size of the address space of each of the address pages is not limited, as long as the address space can be divided into the address points.
  • the page is OK.
  • the target peripheral address space is a peripheral address space that the external device requests to establish a mapping relationship with the address space
  • the address space is used to access the target peripheral address space mapped to the address space;
  • the controller may determine a target peripheral address space of the currently accessed external device, thereby enabling the controller to establish the controller and the target. Setting a mapping relationship of the address space, and further performing a corresponding access operation on the target peripheral address space according to the mapping relationship;
  • the target peripheral address space shown in this embodiment is an effective storage space of the external device, that is, a part of the address space of the external device cannot be accessed by the controller.
  • a reserved area set by an external device or the like; another part is accessible by the controller.
  • an address space of an external device that the controller can access is collectively referred to as a peripheral address space.
  • the controller is preset with the first preset condition
  • the first preset condition is that a sum of address spaces of all the first target address pages is greater than or equal to the target peripheral address space;
  • the timing at which the controller specifically sets the first preset condition is not limited.
  • the controller establishes a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used by the controller to map the target peripheral address space according to the mapping relationship to The first target address is paged on the address space.
  • the controller is capable of mapping a physical address of the target peripheral address space on an address space mapped to the first target address page according to the mapping relationship to a virtual address to enable a processor to perform reading.
  • the size of the address space of each of the determined first target addresses is not used.
  • the determined address spaces of all the first target address pages may all be the same size They can all be different, and they can be the same.
  • the paging address space management method shown in this embodiment can determine the address space of the controller as address paging, so that the controller can determine that the first preset is satisfied according to the size of the target peripheral address space of the external device.
  • the first target address of the condition is paged, and the mapping relationship in the embodiment establishes an address space of the first target address page and a valid target peripheral address space that the external device can be accessed by the controller.
  • the correspondence between the addresses thereby avoiding the waste of address resources caused by mapping the address space that cannot be accessed by the controller in the external device to the controller, that is, mapping to the controller address in this embodiment
  • the target peripheral address space in the space can be accessed by the controller, which effectively ensures the reasonable configuration of the address resource of the controller and saves the address resource of the controller.
  • the paging address space management method provided by the embodiment of the present invention is described in detail below with reference to a specific application scenario. The following is a description of the specific application scenario as an on-chip system. It should be clarified that the paging provided by the embodiment of the present invention is provided.
  • the address space management method can also be applied to other computer systems, and the following description is merely for the purpose of illustration and not limitation;
  • the role of the controller is to convert commands from the on-chip system internal bus that are accessed by external devices into instructions that the external device can "understand".
  • a typical peripheral bus such as a PCI/PCI-E bus, a Rapid IO bus, etc., and a description of the peripheral bus, please refer to the prior art, which is not limited in this embodiment.
  • the controller can be split into two parts, one is a bridge, and the other is a physical line sequence controller.
  • the bridge is responsible for docking the on-chip system internal bus
  • the physical line sequence controller is responsible for docking the control line sequence of the specific external device.
  • the bridge of the controller divides an address space of the controller to form a plurality of the address pages
  • the address space of each of the address pages in this embodiment is a power of 2.
  • the size of the address space of each of the address pages is not limited, as long as the address space of each of the address pages is a power of two.
  • step 502 in this embodiment please refer to step 301 shown in FIG. 3, which is not specifically described in this embodiment.
  • the free address page is an address page that does not currently have a mapping relationship with an external device address space of the external device
  • the free address page is paged for an unoccupied address.
  • the total space of the external device currently accessing the system on chip is 150 MB, and the target peripheral address space that can be accessed by the controller is 136 MB.
  • the controller can determine that the target peripheral address space is 136 MB;
  • the method used in this embodiment may be:
  • the system on chip When the external device accesses the system on chip, the system on chip performs a self-test on the external device;
  • the commonly used self-test algorithms include a simple self-test method, a nine-step method, and a checkerboard step method.
  • a simple self-test method for a simple self-test method
  • a nine-step method for a checkerboard step method.
  • the system on chip determines that there is a reserved area in the peripheral address space of the external device, skip the reserved area to determine the target peripheral address space in the external device;
  • the peripheral address space of the external device connected to the system on chip in this embodiment can be seen as shown in FIG. 6; the range of the peripheral address space of the external device is from the start address to the end address shown in FIG. 6;
  • the peripheral address space is provided with a plurality of reserved areas that are not mapped.
  • the reserved areas divide the peripheral address space shown in FIG. 6 into five segments of different sizes (segment 1, segment 2, segment 3, segment 4, and Paragraph 5);
  • segment 1 is 32 MB
  • segment 2 is 16 MB
  • segment 3 is 8 MB
  • Segment 4 is 48MB and segment 5 is 32MB;
  • the system on chip can determine that the target peripheral address space is 136MB.
  • the target peripheral address space segmentation setting is taken as an example for illustration and not limitation.
  • the determined target peripheral address space may not be segmented but the entire segment is set. of;
  • the external device is self-tested by the system on chip to determine the target peripheral address space as an example, which is not limited, as long as the controller of the system on chip can determine the target peripheral address space. can.
  • the sum of the address spaces of all the free address pages is larger than the target peripheral address space as an example.
  • the controller may select the first target address page among the free address pages;
  • the sum of the address spaces of the first target address page selected in the free address page is greater than or equal to the target peripheral address space.
  • mapping relationship is as shown in FIG. 7 , and the mapping relationship is not illustrated in the embodiment.
  • one or more copies of the first target address page of 4 MB are selected for mapping, that is, segment 3 and two copies of 4 MB in this embodiment
  • a target address paging establishes a mapping relationship
  • one or more 16 MB first destination address pages are selected for mapping, that is, segment 1 and two 16 MB in this embodiment.
  • the first target address is divided into pages to establish a mapping relationship, and the segment 2 is mapped to a 16 MB first target address page, and the segment 4 is mapped to three 16 MB first target addresses.
  • 5 establishes a mapping relationship with two 16MB first target address pages;
  • mapping relationship shown in this embodiment is described by way of example, and is not limited, as long as the sum of the address spaces of all the first target address pages is greater than or equal to the target peripheral address. Space can be;
  • the address space size of the first target address page corresponding to a target peripheral address space is the same as an example, and is not limited. In a specific application, each part corresponding to a target peripheral address space The size of the address space of a target address page may be different or partially the same, and is not limited.
  • the address space size of the first target address page corresponding to a target peripheral address space is the same as an example, and is not limited. In a specific application, each part corresponding to a target peripheral address space The size of the address space of a target address page may be different or partially the same, and is not limited.
  • the controller maps the target peripheral address space to the address space of the first target address page according to the mapping relationship, that is, mapping the physical address of the target peripheral address space of the external device by using the mapping relationship a virtual address that can be read by the processor;
  • the controller can establish a mapping relationship between the physical address of the target peripheral address space of the external device and the first target address paging, so that the processor can read by reading the mapping relationship. Take the target peripheral address space of the external device.
  • the controller can determine the virtual address of each of the first target address pages.
  • the controller rearranges the virtual addresses of the first target address pages to form a virtual address segment as shown in FIG. 9.
  • the virtual addresses of the first target address pages are sorted according to the order.
  • the rule is not limited to form the virtual address segment, and the controller may select a better sorting rule according to different services of the external device, as long as the virtual address segment formed after the rearrangement is continuous.
  • the address segment such that the virtual address segment perceived by the processor is continuous, ie can.
  • steps 509 to 510 in this embodiment are selectable steps, that is, in actual applications, the first target address pages may be rearranged through steps 509 to 510, or may not be used for each A target address is paged for rearrangement, which may be determined according to actual needs. For example, when the first target address page corresponding to the target peripheral address space is itself continuous, paging of each first target address is not required. rearrange.
  • the paging address space management method provided in this embodiment can avoid the waste of address resources caused by mapping an address space that cannot be accessed by the controller in the external device to the controller, and the selected The size of the address space of the first target address page can be matched with the target peripheral address space, which effectively saves the address resource of the controller.
  • the controller is further capable of rearranging the first target address pages to form a continuous virtual address segment, thereby reducing the burden on the system when accessing the non-contiguous virtual address segments.
  • steps 1001 and 1002 in this embodiment are specifically shown in FIG. 5 to step 501 to step 502, and are not described in detail in this embodiment.
  • the occupied address page is an address page that has been mapped to a peripheral address space of an external device, that is, the occupied address page is occupied by other external devices, and the processor cannot read the occupied address by reading.
  • the paging determines the physical address of the target peripheral address space of the external device currently accessing the system;
  • the free address page is an address page that does not currently have a mapping relationship with an external device address space of the external device
  • Step 1004 in this embodiment is specifically shown in step 504 shown in FIG. 5.
  • the controller determines that the sum of the address spaces of the free address pages is smaller than the target peripheral address space, proceed to step 1006;
  • the second preset condition is an address page of the occupied address paging whose access frequency is less than a preset value
  • the controller when the sum of the address spaces of all the free address pages is smaller than the target peripheral address space, the controller counts the access frequency of all occupied address page address spaces to determine the occupied address. Address paging in the paging that is less than the preset value.
  • the controller uses the second target address paging whose access frequency is less than a preset value to establish the mapping relationship, so that the logic resources of the controller can be utilized well, and the logic of the controller is avoided.
  • the idleness of resources is not limited to a preset value.
  • the controller provided in this embodiment is capable of avoiding waste of address resources caused by mapping an address space that cannot be accessed by the controller in the external device to the controller, and the first selected The size of the address space of the target address page can be matched with the target peripheral address space, which effectively saves the address resource of the controller.
  • the controller is further capable of each first item
  • the address address is paged to rearrange to form a continuous virtual address segment, reducing the burden on the system when accessing the non-contiguous virtual address segment, and because the controller will access the frequency less than the preset value
  • the two target address paging is used to establish the mapping relationship, so that the logical resources of the controller can be utilized well, and the logical resources of the controller are prevented from being idle.
  • the controller includes:
  • a first determining unit 1101 configured to determine address paging, where the address paging is divided by an address space of a controller to form;
  • the second determining unit 1102 is configured to determine a target peripheral address space, where the target peripheral address space is a peripheral device requesting an external address space that is currently mapped to the address space, where the address space is used for mapping Accessing to the target peripheral address space on the address space;
  • a third determining unit 1103, configured to determine that the address paging that meets the first preset condition is a first target address paging, and the first preset condition is that a sum of address spaces of all the first target address paging is greater than or Equal to the target peripheral address space;
  • the establishing unit 1104 is configured to establish a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the The first destination address is paged on the address space.
  • the controller shown in this embodiment is capable of determining an address space of the controller as address paging, thereby enabling the controller to determine the content satisfying the first preset condition according to a size of a target peripheral address space of the external device.
  • the first target address is paged, and the mapping relationship in the embodiment establishes a correspondence between the address space of the first target address page and the effective target peripheral address space that the external device can be accessed by the controller. Therefore, the waste of address resources caused by mapping an address space that cannot be accessed by the controller to the controller in the external device is avoided, that is, in this embodiment, mapping to the address space of the controller
  • the target peripheral address space can be accessed by the controller, which effectively ensures the reasonable configuration of the address resource of the controller and saves the address resource of the controller.
  • the controller includes:
  • a dividing unit 1201 configured to divide the address space to form a plurality of the address pages, a sum of address spaces of all the address pages is equal to the address space, and an address space of each of the address pages is a power of 2 square;
  • a first determining unit 1202 configured to determine address paging, where the address paging is divided by an address space of the controller to form;
  • the second determining unit 1203 is configured to determine a target peripheral address space, where the target peripheral address space is a peripheral device requesting an external address space that is currently mapped to the address space, where the address space is used for mapping Accessing to the target peripheral address space on the address space;
  • the fourth determining unit 1204 is configured to determine a free address page, where the free address page is an address page that does not currently have a mapping relationship with a peripheral address space of the external device;
  • the third determining unit 1205 is configured to: if it is determined that the sum of the address spaces of all the free address pages is greater than the target peripheral address space, determine, in all the free address pages, that the first preset condition is met Describe the first target address page;
  • the establishing unit 1206 is configured to establish a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the The first target address is paged on the address space;
  • the eighth determining unit 1207 is configured to map the target peripheral address space to the address space of the first target address paging according to the mapping relationship;
  • a ninth determining unit 1208, configured to determine a virtual address of each of the first target address pages
  • the tenth determining unit 1209 is configured to rearrange the virtual addresses of each of the first target address pages to form a continuous virtual address segment.
  • the controller provided in this embodiment is capable of avoiding waste of address resources caused by mapping an address space that cannot be accessed by the controller in the external device to the controller, and the first selected The size of the address space of the target address page can be matched with the target peripheral address space, which effectively saves the address resource of the controller.
  • the controller is further capable of rearranging the first target address pages to form a continuous virtual address segment, thereby reducing the burden on the system when accessing the non-contiguous virtual address segments.
  • the controller includes:
  • a dividing unit 1301, configured to divide the address space to form a plurality of the address pages, a sum of address spaces of all the address pages is equal to the address space, and an address space of each of the address pages is a power of 2 square;
  • a first determining unit 1302 configured to determine address paging, where the address paging is divided by an address space of the controller to form;
  • a second determining unit 1303, configured to determine a target peripheral address space, where the target peripheral address space is an external device requesting a peripheral address space currently mapping with the address space, where the address space is used for mapping Accessing to the target peripheral address space on the address space;
  • the fifth determining unit 1304 is configured to determine a free address page and an occupied address page, where the occupied address page is an address page that has been mapped to a peripheral device address space of the external device, where the free address page is currently not associated with The peripheral address space of the external device establishes the address paging of the mapping relationship;
  • a sixth determining unit 1305, configured to determine, in all the occupied address pages, a second that satisfies a second preset condition, if it is determined that a sum of address spaces of all the free address pages is smaller than the target peripheral address space
  • the target address is paged, and the second preset condition is an address page in the occupied address page whose access frequency is less than a preset value;
  • the seventh determining unit 1306 is configured to release the mapping relationship between the second target address paging and the peripheral address space.
  • the third determining unit 1307 is configured to determine, in all the free address pagings and the second target address paging, the first target address paging that meets the first preset condition.
  • the establishing unit 1308 is configured to establish a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the The first destination address is paged on the address space.
  • the eighth determining unit 1309 is configured to map the target peripheral address space to the address space of the first target address paging according to the mapping relationship;
  • a ninth determining unit 1310 configured to determine a virtual address of each of the first target address pages
  • the tenth determining unit 1311 is configured to rearrange the virtual addresses of each of the first target address pages to form a continuous virtual address segment.
  • the controller provided in this embodiment is capable of avoiding waste of address resources caused by mapping an address space that cannot be accessed by the controller in the external device to the controller, and the first selected The size of the address space of the target address page can be matched with the target peripheral address space, which effectively saves the address resource of the controller.
  • the controller is further capable of rearranging the first target address pages to form a continuous virtual address segment, thereby reducing the burden on the system when accessing the non-contiguous virtual address segments, and
  • the controller uses the second target address paging whose access frequency is less than a preset value to establish the mapping relationship, so that the logical resources of the controller can be utilized well, and the logical resources of the controller are avoided. Idle.
  • the controller 140 includes a bridge 1401 and a physical line sequence controller 1402;
  • the bridge 1401 is responsible for docking an internal bus of the computer system
  • the physical line sequence controller 1402 is configured to interface with a control line sequence of a specific external device
  • the bridge 1401 is configured to determine address paging, where the address paging is divided by an address space of the controller to form;
  • Determining that the address page that meets the first preset condition is paged as a first target address, and the first preset condition is that a sum of address spaces of all the first target address pages is greater than or equal to the target peripheral address space ;
  • mapping relationship Establishing a mapping relationship between each of the first target address pages and the target peripheral address space, where the mapping relationship is used to map the target peripheral address space to the first target address page according to the mapping relationship On the address space.
  • the bridge 1401 is also used to:
  • the bridge 1401 is also used to:
  • the first target address page that satisfies the first preset condition is determined in all of the free address pages.
  • the bridge 1401 is also used to:
  • the occupied address page is an address page that has been mapped to an external device's peripheral address space, and the free address page is not currently associated with an external device's peripheral address space. Address paging of the mapping relationship;
  • the second target address page Determining, in all of the occupied address pages, a second target address page that satisfies a second preset condition, if the sum of the address spaces of all the free address pages is smaller than the target peripheral address space, the second The preset condition is that the access frequency in the occupied address paging is less than a preset address paging;
  • the first target address page that satisfies the first preset condition is determined in all of the free address pages and in the second target address page.
  • the bridge 1401 is also used to:
  • the virtual addresses of each of the first target address pages are rearranged to form a continuous virtual address segment.
  • the disclosed system, apparatus, and method may be implemented in other manners.
  • the device embodiments described above are merely illustrative
  • the division of the unit is only a logical function division, and the actual implementation may have another division manner, for example, multiple units or components may be combined or may be integrated into another system, or some features may be Ignore, or not execute.
  • the mutual coupling or direct coupling or communication connection shown or discussed may be an indirect coupling or communication connection through some interface, device or unit, and may be in an electrical, mechanical or other form.
  • the units described as separate components may or may not be physically separated, and the components displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed to multiple network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of the embodiment.
  • each functional unit in each embodiment of the present invention may be integrated into one processing unit, or each unit may exist physically separately, or two or more units may be integrated into one unit.
  • the above integrated unit can be implemented in the form of hardware or in the form of a software functional unit.
  • the integrated unit if implemented in the form of a software functional unit and sold or used as a standalone product, may be stored in a computer readable storage medium.
  • the technical solution of the present invention which is essential or contributes to the prior art, or all or part of the technical solution, may be embodied in the form of a software product stored in a storage medium.
  • a number of instructions are included to cause a computer device (which may be a personal computer, server, or network device, etc.) to perform all or part of the steps of the methods described in various embodiments of the present invention.
  • the foregoing storage medium includes: a U disk, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, and the like. .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

L'invention concerne un procédé de gestion d'espace d'adresse de radiomessagerie et un contrôleur. Le procédé de gestion d'espace d'adresse de radiomessagerie consiste à : déterminer une page d'adresse (301) ; déterminer un espace d'adresse de périphérique cible (302) ; déterminer une page d'adresse satisfaisant à une première exigence prédéfinie en tant que première page d'adresse cible (303) ; et établir une mise en correspondance entre chacune de la première page d'adresse cible et de l'espace d'adresse de périphérique cible (304). Le procédé permet de déterminer la première page d'adresse cible satisfaisant à la première exigence prédéfinie conformément à une taille de l'espace d'adresse périphérique cible d'un dispositif périphérique, et la mise en correspondance établie est une correspondance entre l'espace d'adresse de la première page d'adresse cible et l'espace d'adresse de périphérique cible effective accessible au dispositif périphérique, ce qui permet d'éviter un gaspillage de ressources d'adresse consécutif à une mise en correspondance d'un contrôleur avec un espace d'adresse d'un dispositif périphérique et inaccessible au contrôleur.
PCT/CN2016/085279 2015-06-12 2016-06-08 Procédé de gestion d'espace d'adresse de radiomessagerie et contrôleur WO2016197947A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510324059.0A CN104951406B (zh) 2015-06-12 2015-06-12 一种分页式地址空间管理方法以及控制器
CN201510324059.0 2015-06-12

Publications (1)

Publication Number Publication Date
WO2016197947A1 true WO2016197947A1 (fr) 2016-12-15

Family

ID=54166072

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/085279 WO2016197947A1 (fr) 2015-06-12 2016-06-08 Procédé de gestion d'espace d'adresse de radiomessagerie et contrôleur

Country Status (2)

Country Link
CN (1) CN104951406B (fr)
WO (1) WO2016197947A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104951406B (zh) * 2015-06-12 2018-05-04 上海华为技术有限公司 一种分页式地址空间管理方法以及控制器
CN113360243B (zh) * 2021-03-17 2023-07-14 龙芯中科技术股份有限公司 设备处理方法、装置、电子设备及可读介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101075214A (zh) * 2007-06-28 2007-11-21 腾讯科技（深圳）有限公司 一种内存管理方法和内存管理系统
CN101566969A (zh) * 2008-04-21 2009-10-28 群联电子股份有限公司 提升非易失性存储器存储装置的管理效能的方法及控制器
CN101770345A (zh) * 2008-12-31 2010-07-07 成都市华为赛门铁克科技有限公司 建立逻辑地址空间的方法、访问存储装置的方法及存储架构
CN102446136A (zh) * 2010-10-14 2012-05-09 无锡江南计算技术研究所 自适应的大页分配方法及装置
CN103970680A (zh) * 2014-04-28 2014-08-06 上海华为技术有限公司 内存管理方法、装置及嵌入式系统
CN104951406A (zh) * 2015-06-12 2015-09-30 上海华为技术有限公司 一种分页式地址空间管理方法以及控制器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5018074B2 (ja) * 2006-12-22 2012-09-05 富士通セミコンダクター株式会社 メモリ装置，メモリコントローラ及びメモリシステム
CN101923512B (zh) * 2009-05-29 2013-03-20 晶天电子（深圳）有限公司 三层闪存装置、智能存储开关和三层控制器

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101075214A (zh) * 2007-06-28 2007-11-21 腾讯科技（深圳）有限公司 一种内存管理方法和内存管理系统
CN101566969A (zh) * 2008-04-21 2009-10-28 群联电子股份有限公司 提升非易失性存储器存储装置的管理效能的方法及控制器
CN101770345A (zh) * 2008-12-31 2010-07-07 成都市华为赛门铁克科技有限公司 建立逻辑地址空间的方法、访问存储装置的方法及存储架构
CN102446136A (zh) * 2010-10-14 2012-05-09 无锡江南计算技术研究所 自适应的大页分配方法及装置
CN103970680A (zh) * 2014-04-28 2014-08-06 上海华为技术有限公司 内存管理方法、装置及嵌入式系统
CN104951406A (zh) * 2015-06-12 2015-09-30 上海华为技术有限公司 一种分页式地址空间管理方法以及控制器

Also Published As

Publication number Publication date
CN104951406B (zh) 2018-05-04
CN104951406A (zh) 2015-09-30

Similar Documents

Publication Publication Date Title
US10296217B2 (en) Techniques to configure a solid state drive to operate in a storage mode or a memory mode
US7484016B2 (en) Apparatus and method for high performance volatile disk drive memory access using an integrated DMA engine
US9547535B1 (en) Method and system for providing shared memory access to graphics processing unit processes
WO2018010654A1 (fr) Procédé, dispositif et système permettant une migration en direct de machines virtuelles
US7287101B2 (en) Direct memory access using memory descriptor list
WO2016066073A1 (fr) Procédé d'accès à des ressources de stockage prenant en charge la technologie sr-iov, contrôleur de stockage, et dispositif de stockage
US20210004322A1 (en) System and method to extend nvme queues to user space
CN107305534B (zh) 同时进行内核模式访问和用户模式访问的方法
US8751547B2 (en) Multiple file system and/or multi-host single instance store techniques
US10776308B2 (en) Smart memory data store or load method and apparatus
CN112099941A (zh) 实现硬件加速处理的方法、设备和系统
US8345052B1 (en) Method and system for using a GPU frame buffer in a multi-GPU system as cache memory
WO2015180598A1 (fr) Procédé, appareil et système de traitement d'informations d'accès d'un dispositif de stockage
EP4004753B1 (fr) Dispositif d'interface réseau programmable comprenant un dispositif informatique hôte et un dispositif d'interface réseau
EP3131015B1 (fr) Procédé et dispositif de migration de mémoire
JP5893028B2 (ja) キャッシングに対応したストレージ装置上における効率的なシーケンシャルロギングのためのシステム及び方法
WO2016197947A1 (fr) Procédé de gestion d'espace d'adresse de radiomessagerie et contrôleur
US10754802B2 (en) Dynamically remapping in-process data transfers
KR20180041037A (ko) 멀티 코어 솔리드 스테이트 드라이브의 공유 분산 메모리 관리 방법
US20180074964A1 (en) Power aware hash function for cache memory mapping
US20170357579A1 (en) Hypervisor translation bypass
WO2016119618A1 (fr) Procédé, dispositif et système d'attribution de mémoire déportée
US10481951B2 (en) Multi-queue device assignment for application groups
WO2017133493A1 (fr) Procédé et dispositif d'attribution d'adresse de mémoire de machine virtuelle
US8719466B2 (en) Direct data transfer for device drivers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16806845

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16806845

Country of ref document: EP

Kind code of ref document: A1