WO2016177031A1 - 高压输入的控制方法及装置 - Google Patents

高压输入的控制方法及装置 Download PDF

Info

Publication number
WO2016177031A1
WO2016177031A1 PCT/CN2016/074474 CN2016074474W WO2016177031A1 WO 2016177031 A1 WO2016177031 A1 WO 2016177031A1 CN 2016074474 W CN2016074474 W CN 2016074474W WO 2016177031 A1 WO2016177031 A1 WO 2016177031A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
preset threshold
strategy
input
input voltage
Prior art date
Application number
PCT/CN2016/074474
Other languages
English (en)
French (fr)
Inventor
王静思
杨运东
吴琼
王明金
王鸿
程志荣
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2016177031A1 publication Critical patent/WO2016177031A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates to the field of communications, and in particular to a method and apparatus for controlling high voltage input.
  • the traditional Boost Power Factor Correction has a reverse recovery loss due to the PFC freewheeling diode, which makes the topology of the Boost inefficient.
  • the diode is replaced by a Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
  • MOSFET Metal Oxide Semiconductor Field Effect Transistor
  • the topology is a totem pole PFC.
  • the totem pole PFC topology is widely used in switching power supplies due to its high conversion efficiency.
  • a typical single-phase totem pole Boost PFC topology is shown in Figure 1.
  • L is the input inductor
  • VT1, VT2 are power MOSFET tubes
  • each MOSFET tube includes a body diode and a parasitic capacitor
  • D1, D2 are the reflow diodes used in the power frequency half-cycle
  • C is the Bus capacitor.
  • the totem pole PFC generally works in critical current mode (BCM) to improve efficiency. In this mode of operation, it is easier to achieve zero-voltage turn-on (ZVS) of the drive tube and zero-current turn-off of the freewheel through a certain control strategy. (ZCS) to increase efficiency.
  • BCM critical current mode
  • ZVS zero-voltage turn-on
  • ZCS zero-current turn-off
  • the PFC converter operates in continuous current mode (CCM) near the peak of the input voltage, and the inductor current overshoots; Phase-interleaved parallelism can cause phase-locking anomalies due to input current oscillations, further exacerbating input current oscillations near the peak of the input voltage. These conditions can make the PFC converter unable to reliably and reliably carry heavy-duty operation at high-voltage input.
  • CCM continuous current mode
  • the invention provides a control method and device for high-voltage input, so as to at least solve the problem that the high-voltage input cannot reliably and stably carry heavy-duty work due to lack of control of the PFC in the related art.
  • a method for controlling a high voltage input includes: obtaining a maximum value of an instantaneous value of an input voltage of a current circuit; determining whether a maximum value of an instantaneous value of the input voltage is greater than a preset threshold; and inputting a voltage
  • the control strategy corresponding to the preset threshold is extracted; and the operating state of the input current oscillation in the circuit is adjusted according to the control strategy.
  • determining whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold includes: determining that the circuit is in an operating state of the input current oscillation when a maximum value of the instantaneous value of the input voltage is greater than a preset threshold.
  • the step of extracting a control strategy corresponding to the preset threshold includes And: when the maximum value of the instantaneous value of the input voltage is greater than the first preset threshold, extracting a high-voltage boosting Bus voltage reference reference strategy corresponding to the first preset threshold; and when the maximum value of the instantaneous value of the input voltage is greater than the second preset threshold, extracting An inductor current square wave strategy corresponding to the second preset threshold; when the maximum value of the instantaneous value of the input voltage is greater than the third preset threshold, extracting a driving limit conduction strategy corresponding to the third preset threshold; when the input voltage is instantaneous When the maximum value is greater than the fourth preset threshold, the high-voltage off driving strategy corresponding to the fourth preset threshold is extracted; wherein the preset threshold includes:
  • the step of adjusting an operating state of the input current oscillation in the circuit according to the control strategy includes: when the control strategy is a high voltage boosting the Bus voltage reference reference strategy, summing the maximum value of the instantaneous value of the input voltage with a preset fixed voltage, Obtaining the Bus voltage reference reference; when the control strategy is the inductor current square wave strategy, the power factor corrected PFC inductor current is switched from a constant on-time controlled sinusoidal waveform to a constant current peak-controlled square wave waveform, and controlled by constant conduction The output power of the time-controlled sinusoidal waveform is switched to the square wave waveform of constant current peak control; when the control strategy is the driving limit conduction strategy, in the symmetrical region centered on the input voltage peak in the preset period The control power factor correction PFC drive decreases as the instantaneous value of the input voltage increases; when the control strategy is the high voltage off drive strategy, the power factor correction PFC drive is turned off in a symmetrical region centered on the input voltage peak.
  • the method further includes: adjusting the Bus voltage reference reference to be less than or equal to the rated voltage upper limit according to the rated voltage upper limit of the Bus capacitor.
  • the upper limit of the rated voltage is the effective value of the operating voltage of the Bus capacitor.
  • a control apparatus for high voltage input comprising: an acquisition module configured to acquire a maximum value of an instantaneous value of an input voltage of a current circuit; and a determination module configured to determine an input acquired by the acquisition module Whether the maximum value of the instantaneous value of the voltage is greater than a preset threshold; the extraction module is configured to extract a control strategy corresponding to the preset threshold when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold; the control module is set to be based on the extraction module The extracted control strategy adjusts the operating state of the input current oscillations in the circuit.
  • the determining module comprises: a determining unit, configured to determine that the circuit is in an operating state of the input current oscillation when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold.
  • the extraction module includes: a first extraction unit, configured to When the maximum value of the instantaneous value of the input voltage is greater than the first preset threshold, the high-voltage boosting Bus voltage reference reference strategy corresponding to the first preset threshold is extracted; and the second extracting unit is set to when the maximum value of the instantaneous value of the input voltage is greater than the second When the threshold is preset, the inductor current square wave strategy corresponding to the second preset threshold is extracted; and the third extracting unit is configured to extract the corresponding third preset threshold when the maximum value of the instantaneous value of the input voltage is greater than the third preset threshold And driving the limit value conduction policy; the fourth extraction unit is configured to: when the maximum value of the instantaneous value of the input voltage is greater than the fourth preset threshold, extract a high-voltage
  • the control module includes: a first control unit configured to: when the control strategy is a high voltage boosting Bus voltage reference reference strategy, summing the maximum value of the instantaneous value of the input voltage with a preset fixed voltage to obtain a Bus voltage reference reference;
  • the second control unit is configured to switch the power factor correction PFC inductor current from a constant on-time controlled sinusoidal waveform to a constant current peak-controlled square wave waveform when the control strategy is an inductor current square wave strategy, and control the constant conduction
  • the output power of the time-controlled sinusoidal waveform is switched to the square wave waveform of the constant current peak control;
  • the third control unit is set to be in the preset period when the control strategy is the driving limit conduction strategy, In the symmetrical region where the voltage peak is centered, the control power factor correction PFC drive decreases as the instantaneous value of the input voltage increases;
  • the fourth control unit is set to when the control strategy is the high voltage off drive strategy, at the input voltage peak value In the symmetrical region of
  • the first control unit includes: a first control subunit configured to sum the maximum value of the instantaneous value of the input voltage and the preset fixed voltage to obtain a reference voltage of the Bus capacitor after obtaining the Bus voltage reference reference
  • the adjusted Bus voltage reference is less than or equal to the rated voltage upper limit, and the rated voltage upper limit is the effective value of the Bus capacitor operating voltage.
  • the maximum value of the instantaneous value of the input voltage of the current circuit is obtained; whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold; and when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, the extraction is performed.
  • FIG. 2 is a flow chart of a method of controlling a high voltage input according to an embodiment of the present invention
  • FIG. 3 is a schematic diagram of waveform conversion of an inductor current square wave strategy according to an embodiment of the invention.
  • FIG. 4 is a graph showing an example of linear reduction of a driving limit conduction strategy according to an embodiment of the present invention.
  • FIG. 5 is a schematic diagram of calculating a starting off driving time of a high voltage off driving strategy according to an embodiment of the present invention
  • FIG. 6 is a structural block diagram of a control device for a high voltage input according to an embodiment of the present invention.
  • FIG. 7 is a block diagram showing the structure of another high-voltage input control device according to an embodiment of the present invention.
  • FIG. 8 is a structural block diagram of still another high voltage input control device according to an embodiment of the present invention.
  • FIG. 9 is a block diagram showing the structure of a further high-voltage input control device according to an embodiment of the present invention.
  • FIG. 10 is a block diagram showing the structure of a high voltage input control device according to another embodiment of the present invention.
  • FIG. 2 is a flowchart of a method for controlling a high voltage input according to an embodiment of the present invention. As shown in FIG. 2, the flow includes the following steps:
  • Step S202 acquiring a maximum value of an instantaneous value of an input voltage of the current circuit
  • Step S204 determining whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold
  • Step S206 in a case where the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, extract a control strategy corresponding to the preset threshold;
  • Step S208 adjusting an operating state of the input current oscillation in the circuit according to the control strategy.
  • the control method of the high voltage input provided by the embodiment of the present invention is applicable to the power factor correction (PFC) of the totem pole, especially in the Boundary Current Mode (BCM), in combination with the step S202 to the step S208.
  • the control method of the high voltage input of the converter first, the maximum value of the instantaneous value of the input voltage of the current circuit is obtained, and secondly, the maximum value of the instantaneous value of the input voltage is compared with a preset threshold, and then, when the threshold is greater than the preset threshold, the extraction is performed. At the preset threshold control strategy, finally, the operating state of the input current oscillation in the circuit is adjusted according to the control strategy.
  • the driving of the next switching cycle is issued.
  • the input voltage v in is higher at this time, close to the Bus voltage v bus , that is, the difference between v bus and v in is small, and the slope of the inductor current falling is close to 0, that is, the inductor current is hard to fall to zero.
  • the drive is difficult to emit, causing the input current to oscillate near the peak of the input voltage.
  • the PFC converter operates in continuous current mode (CCM) near the peak of the input voltage, and the inductor current overshoots; Phase-interleaved parallelism can cause phase-locking anomalies due to input current oscillations, further exacerbating input current oscillations near the peak of the input voltage. These conditions can make the PFC converter unable to reliably and reliably carry heavy-duty operation at high-voltage input. Therefore, the control method of the high voltage input provided by the step S202 to the step S208 solves the problem that the PFC cannot be stably loaded with heavy load due to the input current oscillation at the high voltage input, and the reliability of the PFC is improved.
  • CCM continuous current mode
  • the maximum value of the instantaneous value of the input voltage of the current circuit is obtained; whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold; and when the maximum value of the instantaneous value of the input voltage is greater than the preset threshold, the corresponding pre-preparation is extracted.
  • a threshold control strategy is provided; the operating state of the input current oscillation in the circuit is adjusted according to the control strategy. The invention solves the problem that the high-voltage input cannot reliably and stably carry heavy-duty work due to the lack of control of the PFC in the related art, thereby achieving the effect of heavy-load operation of the high-voltage input stability belt.
  • step S204 it is determined in step S204 whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, including:
  • the determination circuit When the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, the determination circuit is in an operating state in which the input current oscillates.
  • control strategy corresponding to the preset threshold is extracted in step S206.
  • the steps include:
  • the high-voltage boosting Bus voltage reference strategy corresponding to the first preset threshold is extracted;
  • the high voltage boosting Bus voltage reference reference strategy is entered, that is, the maximum value of the instantaneous value of the input voltage plus a fixed voltage is used as the reference reference of the Bus voltage. And limit the bus voltage reference.
  • the inductor current square wave strategy corresponding to the second preset threshold is extracted;
  • the inductor current square wave strategy is entered, that is, the sinusoidal waveform controlled by the constant conduction time of the PFC inductor current is switched to the constant current peak.
  • the square wave waveform is controlled while ensuring that the power delivered by the two at the switching instant is equal.
  • the driving limit conduction strategy corresponding to the third preset threshold is extracted;
  • the driving limit conduction strategy is entered, that is, in each half of the power frequency cycle, the symmetry centered on the peak of the input voltage In the region, the PFC drive calculated by the PFC control loop decreases as the instantaneous value of the input voltage increases.
  • the fourth preset threshold is V4
  • the high voltage off driving strategy is entered, that is, the symmetrical region centered on the input voltage peak is turned off, and the PFC driving is turned off.
  • the preset threshold includes: a first preset threshold, a second preset threshold, a third preset threshold, and a fourth preset threshold, and the first preset threshold, the second preset threshold, the third preset threshold, and The fourth preset threshold is the maximum value of the input voltage when the input current starts to oscillate, that is, V1, V2, V3, and V4 are the maximum values of the input voltage when the input current begins to oscillate.
  • step S208 includes:
  • the control strategy is a high voltage boosting Bus voltage reference reference strategy
  • the maximum value of the instantaneous value of the input voltage is summed with a preset fixed voltage to obtain a Bus voltage reference reference;
  • the high voltage boosting Bus voltage reference reference strategy is entered.
  • the specific implementation is as follows: the maximum value of the instantaneous value of the input voltage plus a fixed voltage is used as a reference reference for the Bus voltage.
  • the adjusted Bus voltage reference reference is less than or equal to the rated voltage upper limit, and the rated voltage upper limit is obtained.
  • the effective value of the operating voltage of the Bus capacitor that is, due to the limited withstand voltage of the Bus capacitor, cannot be increased without limitation, and the upper limit of the Bus voltage is required. In order not to damage the Bus capacitor, the limiting value is generally taken as the effective value of the normal operation of the Bus capacitor.
  • the control strategy is an inductor current square wave strategy
  • the power factor corrected PFC inductor current is switched from a constant on-time controlled sinusoidal waveform to a constant current peak-controlled square wave waveform, and controlled by a constant on-time control.
  • the output power when the sinusoidal waveform is switched to the square wave waveform of the constant current peak control is equal;
  • the inductor current square wave strategy is entered, that is, the sinusoidal wave whose inductor current is controlled by the constant on-time is switched to the square wave of the constant current peak control, and Ensure that the power delivered by both at the time of switching is equal.
  • the PFC function In the normal input voltage, the PFC function needs to be realized, so a constant on-time control method is used; when inputting high voltage, stable operation is required, and a constant current peak value method is used. To ensure smooth switching between the two loops, the following method is used:
  • the voltage loop output of the PFC is regarded as the average value of the inductor current. After the conversion, the drive on-time required for the power-frequency period is obtained. If you want the smooth switching of the loop in constant on-time control and constant current peak control, you need to be clear. The relationship between the two ensures that the power delivered by the two at the time of switching is equal.
  • FIG. 3 is a schematic diagram of waveform conversion of an inductor current square wave strategy according to an embodiment of the present invention.
  • I avg is a voltage loop output of a PFC, that is, an average value of an inductor current peak envelope.
  • I avg_t is the instantaneous value of the average inductor current
  • I avg_sqr average inductor current is at a constant current spike control.
  • I base I avg_t
  • i LP is the peak value of the inductor current
  • the PFC drive time can be obtained from the above two formulas:
  • the above formula is a formula in which the PFC inductor current is smoothly converted from a sine wave to a square wave.
  • the control strategy is the driving limit conduction strategy
  • the control power factor correction PFC driving decreases as the instantaneous value of the input voltage increases.
  • the voltage difference between the instantaneous value of the Bus voltage and the maximum value of the instantaneous value of the input voltage is further reduced, and only the Bus voltage reference boost and the inductor current are used.
  • the wave strategy still suffers from input current oscillation and inductor current overshoot. To reduce the inductor current overshoot, it is necessary to moderately reduce the drive on-time T on near the input voltage peak, that is, the drive limit conduction strategy is enabled.
  • the driving limit conduction strategy is designed to reduce the PFC drive calculated by the control loop with the increase of the instantaneous value of the input voltage in the symmetrical region centered on the input voltage peak in every half of the power frequency cycle. .
  • the PFC drive calculated by the control loop is multiplied by the limit conduction factor k as the final PFC drive Ton .
  • V th1 is the maximum value of the input voltage when the input current begins to oscillate; v th2 takes a relatively wide range, but it is necessary to ensure that v th2 >v th1 , the larger the v th2 is, the slower the PFC drive decreases, generally V th2 is the maximum value of the instantaneous value that the PFC converter can withstand the maximum input voltage during normal operation. This ensures that the PFC drive will not be turned off when the limit conduction strategy is used.
  • FIG. 4 is a graph showing a linear reduction example of the driving limit conduction strategy provided by the embodiment of the present invention.
  • the power factor correction PFC driving is turned off in a symmetric region centered on the input voltage peak.
  • the voltage difference between the instantaneous value of the Bus voltage and the instantaneous value of the input voltage is close to 0 or a negative number, and the input current oscillation is intensified, and the Bus voltage reference boosting strategy is adopted.
  • the high voltage off drive strategy is enabled, that is, the PFC drive is turned off in the symmetrical region where the input voltage peak is centered.
  • the PFC drive is turned off.
  • the size of the off-drive threshold v th cannot be chosen arbitrarily and must be designed according to the PFC converter parameter calculation.
  • V 1 is the Bus voltage before the drive is turned off
  • V 2 is the Bus voltage after the drive is off
  • C is the capacity of the Bus capacitor
  • p is the power of the PFC converter
  • ⁇ is the conversion efficiency of the PFC converter
  • T1 is the duration of the drive.
  • the time for the corresponding start-off drive when the drive duration is T1 is T0.
  • FIG. 5 is a schematic diagram of the calculation of the initial off driving time according to the high voltage off driving strategy provided by the embodiment of the present invention, which can be obtained from the geometric relationship of FIG. 5:
  • the corresponding driving threshold vth corresponding to the effective value of the input voltage V rms and the off driving duration T1 is determined:
  • the technical solution of the present invention which is essential or contributes to the prior art, may be embodied in the form of a software product stored in a storage medium (such as ROM/RAM, disk,
  • a storage medium such as ROM/RAM, disk,
  • the optical disc includes a number of instructions for causing a terminal device (which may be a cell phone, a computer, a server, or a network device, etc.) to perform the methods described in various embodiments of the present invention.
  • a high-voltage input control device is also provided, which is used to implement the above-described embodiments and preferred embodiments, and has not been described again.
  • the term "module” may implement a combination of software and/or hardware of a predetermined function.
  • the apparatus described in the following embodiments is preferably implemented in software, hardware, or a combination of software and hardware, is also possible and contemplated.
  • FIG. 6 is a structural block diagram of a high-voltage input control device according to an embodiment of the present invention. As shown in FIG. 6, the device includes: an obtaining module 62, a determining module 64, an extracting module 66, and a control module 68, where
  • the obtaining module 62 is configured to obtain a maximum value of an instantaneous value of the input voltage of the current circuit
  • the determining module 64 is configured to establish an electrical connection with the obtaining module 62, and is configured to determine whether the maximum value of the instantaneous value of the input voltage acquired by the obtaining module 62 is greater than a preset threshold;
  • the extraction module 66 establishes an electrical connection with the determination module 64, and is configured to extract a control strategy corresponding to the preset threshold when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold;
  • the control module 68 establishes an electrical connection with the extraction module 66 and is configured to adjust the operating state of the input current oscillation in the circuit according to the control strategy extracted by the extraction module 66.
  • the high-voltage input control device adopts the maximum value of the instantaneous value of the input voltage of the current circuit; determines whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold; and the maximum value of the instantaneous value of the input voltage is greater than the preset
  • a control strategy corresponding to the preset threshold is extracted; and the operating state of the input current oscillation in the circuit is adjusted according to the control strategy.
  • the high-voltage input due to the lack of control of the PFC, the high-voltage input cannot reliably and stably carry the problem of heavy-duty work, thereby achieving the effect of high-voltage input stability with heavy-duty operation.
  • FIG. 7 is a structural block diagram of another high-voltage input control device according to an embodiment of the present invention.
  • the optional determining module 64 includes: a determining unit 641, where
  • the determining unit 641 is configured to determine that the circuit is in an operating state in which the input current oscillates when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold.
  • FIG. 8 is a structural block diagram of still another high-voltage input control device according to an embodiment of the present invention.
  • the control strategy includes at least: a high-voltage boosting Bus voltage reference reference strategy and an inductor current square wave strategy.
  • the extraction module 66 includes: a first extraction unit 661, a second extraction unit 662, a third extraction unit 663, and a fourth extraction unit 664, where
  • the first extracting unit 661 is configured to: when the maximum value of the instantaneous value of the input voltage is greater than the first preset threshold, extract a high-voltage boosting Bus voltage reference reference strategy corresponding to the first preset threshold;
  • the second extraction unit 662 is configured to: when the maximum value of the instantaneous value of the input voltage is greater than the second preset threshold, extract an inductor current square wave strategy corresponding to the second preset threshold;
  • the third extraction unit 663 is configured to: when the maximum value of the instantaneous value of the input voltage is greater than the third preset threshold, extract a driving limit conduction strategy corresponding to the third preset threshold;
  • the fourth extraction unit 664 is configured to: when the maximum value of the instantaneous value of the input voltage is greater than the fourth preset threshold, extract a high-voltage off driving strategy corresponding to the fourth preset threshold; wherein the preset threshold includes: a first preset threshold, a second preset threshold, a third preset threshold, and a fourth preset threshold, and the first preset threshold, the second preset threshold, the third preset threshold, and the fourth preset threshold are when the input current begins to oscillate The maximum input voltage.
  • FIG. 9 is a structural block diagram of another high-voltage input control device according to an embodiment of the present invention.
  • the control module 68 includes: a first control unit 681, a second control unit 682, and a third Control unit 683 and fourth control unit 684, wherein
  • the first control unit 681 is configured to: when the control strategy is a high voltage boosting Bus voltage reference reference strategy, summing the maximum value of the instantaneous value of the input voltage with a preset fixed voltage to obtain a Bus voltage reference reference;
  • the second control unit 682 is configured to switch the power factor corrected PFC inductor current from a constant on-time controlled sinusoidal waveform to a constant current peak-controlled square wave waveform when the control strategy is an inductor current square wave strategy, and is controlled by a constant
  • the output power of the sinusoidal waveform controlled by the on-time control is equal to the square wave waveform of the constant current peak control;
  • the third control unit 683 is configured to control the power factor correction PFC driving with the instantaneous value of the input voltage in a symmetrical region centered on the input voltage peak in the preset period when the control strategy is the driving limit conduction strategy Increase and decrease;
  • the fourth control unit 684 is configured to turn off the power factor correction PFC drive in a symmetrical region centered on the input voltage peak when the control strategy is a high voltage off drive strategy.
  • FIG. 10 is a structural block diagram of a high-voltage input control device according to another embodiment of the present invention.
  • the first control unit 681 includes:
  • the first control subunit 6811 is configured to: after summing the maximum value of the instantaneous value of the input voltage and the preset fixed voltage to obtain a Bus voltage reference reference, adjusting the Bus voltage reference reference to be less than or equal to the rated value according to the upper rated voltage limit of the Bus capacitor.
  • the upper voltage limit and the upper rated voltage are the effective values of the operating voltage of the Bus capacitor.
  • each of the above modules may be implemented by software or hardware.
  • the foregoing may be implemented by, but not limited to, the foregoing modules are all located in the same processor; or, the modules are located in multiple In the processor.
  • Embodiments of the present invention also provide a storage medium.
  • the foregoing storage medium may be configured to store program code for performing the following steps:
  • the foregoing storage medium may include, but not limited to, a USB flash drive, a Read-Only Memory (ROM), a Random Access Memory (RAM), a mobile hard disk, and a magnetic memory.
  • ROM Read-Only Memory
  • RAM Random Access Memory
  • a mobile hard disk e.g., a hard disk
  • magnetic memory e.g., a hard disk
  • the processor performs, according to the stored program code in the storage medium, whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, including: when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold.
  • the determination circuit is in an operating state in which the input current oscillates.
  • the executing the control strategy according to the stored program code in the storage medium includes at least: a high voltage boosting Bus voltage reference reference strategy, an inductor current square wave strategy, a driving limit conduction strategy, or a high voltage.
  • the step of extracting the control strategy corresponding to the preset threshold includes: extracting the high-voltage boosting Bus voltage reference reference strategy corresponding to the first preset threshold when the maximum value of the instantaneous value of the input voltage is greater than the first preset threshold When the maximum value of the instantaneous value of the input voltage is greater than the second preset threshold, extracting an inductor current square wave strategy corresponding to the second preset threshold; and when the maximum value of the instantaneous value of the input voltage is greater than the third preset threshold, extracting the corresponding And a driving threshold of the three preset thresholds; when the maximum value of the instantaneous value of the input voltage is greater than the fourth preset threshold, the high-voltage off driving strategy corresponding to the fourth
  • the step of the processor performing the operating state of the input current oscillation in the adjusting circuit according to the control strategy according to the stored program code in the storage medium comprises: when the control strategy is a high voltage boosting Bus voltage reference reference strategy When the maximum value of the instantaneous value of the input voltage is summed with a preset fixed voltage to obtain a Bus voltage reference reference; when the control strategy is an inductor current square wave strategy, the power factor corrected PFC inductor current is controlled by a constant on time sine The waveform is switched to a square wave waveform of constant current peak control, and the output power when the sinusoidal waveform controlled by the constant on-time is switched to the square wave waveform controlled by the constant current peak is equal; when the control strategy is the driving limit conduction strategy In the preset period, in the symmetrical region centered on the input voltage peak, the control power factor correction PFC drive decreases as the instantaneous value of the input voltage increases; when the control strategy is the high voltage off drive strategy, the input is In the symmetrical region
  • the processor performs the summation of the maximum value of the instantaneous value of the input voltage and the preset fixed voltage according to the stored program code in the storage medium, and after obtaining the Bus voltage reference reference, the method further includes: The upper limit of the rated voltage of the Bus capacitor, the adjusted Bus voltage reference is less than or equal to the upper limit of the rated voltage, and the upper limit of the rated voltage is the effective value of the operating voltage of the Bus capacitor.
  • the various modules or steps of the present invention described above can be used with general calculations.
  • the devices are implemented, they may be centralized on a single computing device, or distributed over a network of multiple computing devices, optionally they may be implemented in program code executable by the computing device, such that they may be stored Executed by the computing device in a storage device, and in some cases, the steps shown or described may be performed in an order different than that herein, or separately fabricated into individual integrated circuit modules, or Multiple modules or steps are made into a single integrated circuit module.
  • the invention is not limited to any specific combination of hardware and software.
  • the maximum value of the instantaneous value of the input voltage of the current circuit is obtained; whether the maximum value of the instantaneous value of the input voltage is greater than a preset threshold; and when the maximum value of the instantaneous value of the input voltage is greater than a preset threshold, the extraction is performed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

一种高压输入的控制方法及装置。该方法包括：获取当前电路的输入电压瞬时值的最大值（S202）；判断输入电压瞬时值的最大值是否大于预设阈值（S204）；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略（S206）；依据控制策略调节电路中的输入电流振荡的运行状态（S208）。该方法解决了由于缺乏对PFC的控制而导致的高压输入无法可靠稳定地带重载工作的问题，进而达到了高压输入稳定带重载工作的效果。

Description

高压输入的控制方法及装置 技术领域
本发明涉及通信领域，具体而言，涉及一种高压输入的控制方法及装置。
背景技术
传统的Boost功率因数校正(Power Factor Correction，简称PFC)因PFC续流二级管存在反向恢复损耗，导致该Boost的拓扑结构效率不高。为提高效率，将二级管替换成金属氧化物半导体场效应晶体管(Metal Oxide Semiconductor Field Effect Transistor，简称MOSFET)，此种拓扑结构便是图腾柱PFC。图腾柱PFC拓扑结构因其转换效率较高目前被广泛使用在开关电源中。典型的单相图腾柱Boost PFC拓扑结构图如图1所示。
其中，图1中L为输入电感，VT1、VT2为功率MOSFET管，每个MOSFET管包括一个体二极管和一个寄生电容，D1、D2为工频半周回路所用的回流二极管，C为Bus电容。图腾柱PFC为提高效率一般使其工作在临界电流模式(BCM)，在这种工作模式下比较容易通过一定的控制策略实现驱动管的零电压开通(ZVS)和续流管的零电流关断(ZCS)，从而提高效率。在BCM工作模式下，当输入电压和Bus电压瞬时值比较接近时，会使电路工作不稳定，原因如下：
以输入电压正半周为例，当驱动管VT2开通时，电感电流上升，斜率为
Figure PCTCN2016074474-appb-000001
当驱动管VT2关断后，VT1续流，电感电流下降，斜率为
Figure PCTCN2016074474-appb-000002
在BCM工作模式，电感电流下降为0后，才会发下一开关周期的驱动。由上式可见，高压输入时，此时输入电压vin较高，接近vbus，即vbus与vin的差值很小，电感电流下降斜率接近为0，即电感电流很难下降为0。带来的后果是驱动很难发出，致使在输入电压峰值附近输入电流振荡，严重时会使得在输入电压峰值附近PFC变换器工作在连续电流模式(CCM)，电感电流产生过冲；另外在双相交错并联情况由于输入电流振荡还会导致锁相异常，进一步加剧输入电压峰值附近的输入电流振荡，以上这些情况会使得PFC变换器在高压输入时无法可靠稳定地带重载工作。
针对上述相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作问题，目前尚未提出有效的解决方案。
发明内容
本发明提供了一种高压输入的控制方法及装置，以至少解决相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作的问题。
根据本发明实施例的一个方面，提供了一种高压输入的控制方法，包括：获取当前电路的输入电压瞬时值的最大值；判断输入电压瞬时值的最大值是否大于预设阈值；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；依据控制策略调节电路中的输入电流振荡的运行状态。
可选的，判断输入电压瞬时值的最大值是否大于预设阈值，包括：当输入电压瞬时值的最大值大于预设阈值时，判定电路处于输入电流振荡的运行状态。
可选的，在控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，提取对应预设阈值的控制策略的步骤包括：当输入电压瞬时值的最大值大于第一预设阈值时，提取对应第一预设阈值的高压提升Bus电压参考基准策略；当输入电压瞬时值的最大值大于第二预设阈值时，提取对应第二预设阈值的电感电流方波策略；当输入电压瞬时值的最大值大于第三预设阈值时，提取对应第三预设阈值的驱动限值导通策略；当输入电压瞬时值的最大值大于第四预设阈值时，提取对应第四预设阈值的高压关驱动策略；其中，预设阈值包括：第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值，且，第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
可选的，依据控制策略调节电路中的输入电流振荡的运行状态的步骤包括：当控制策略为高压提升Bus电压参考基准策略时，将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；当控制策略为电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由恒定导通时间控制的正弦波形切换至恒定电流峰值控制的方波波形时的输出功率相等；当控制策略为驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随输入电压瞬时值的增大而减小；当控制策略为高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
可选的，在将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，还包括：依据Bus电容的额定电压上限，调节Bus电压参考基准小于或等于额定电压上限，额定电压上限为Bus电容的工作电压的有效值。
根据本发明实施例的另一方面，提供了一种高压输入的控制装置，包括：获取模块，设置为获取当前电路的输入电压瞬时值的最大值；判断模块，设置为判断获取模块获取的输入电压瞬时值的最大值是否大于预设阈值；提取模块，设置为在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；控制模块，设置为依据提取模块提取的控制策略调节电路中的输入电流振荡的运行状态。
可选的，判断模块，包括：判断单元，设置为当输入电压瞬时值的最大值大于预设阈值时，判定电路处于输入电流振荡的运行状态。
可选的，在控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，提取模块包括：第一提取单元，设置为当输入电压瞬时值的最大值大于第一预设阈值时，提取对应第一预设阈值的高压提升Bus电压参考基准策略；第二提取单元，设置为当输入电压瞬时值的最大值大于第二预设阈值时，提取对应第二预设阈值的电感电流方波策略；第三提取单元，设置为当输入电压瞬时值的最大值大于第三预设阈值时，提取对应第三预设阈值的驱动限值导通策略；第四提取单元，设置为当输入电压瞬时值的最大值大于第四预设阈值时，提取对应第四预设阈值的高压关驱动策略；其中，预设阈值包括：第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值，且，第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
可选的，控制模块包括：第一控制单元，设置为当控制策略为高压提升Bus电压参考基准策略时，将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；第二控制单元，设置为当控制策略为电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由恒定导通时间控制的正弦波形切换至恒定电流峰值控制的方波波形时的输出功率相等；第三控制单元，设置为当控制策略为驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随输入电压瞬时值的增大而减小；第四控制单元，设置为当控制策略为高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
可选的，第一控制单元，包括：第一控制子单元，设置为在将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，依据Bus电容的额定电压上限，调节Bus电压参考基准小于或等于额定电压上限，额定电压上限为Bus电容的工作电压的有效值。
通过本发明实施例，采用获取当前电路的输入电压瞬时值的最大值；判断输入电压瞬时值的最大值是否大于预设阈值；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；依据控制策略调节电路中的输入电流振荡的运行状态。解决相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作的问题，进而达到了高压输入稳定带重载工作的效果。
附图说明
此处所说明的附图用来提供对本发明的进一步理解，构成本申请的一部分，本发明的示意性实施例及其说明用于解释本发明，并不构成对本发明的不当限定。在附图中：
图1是相关技术中单相图腾柱Boost PFC拓扑结构图；
图2是根据本发明实施例的一种高压输入的控制方法的流程图；
图3是根据本发明实施例提供的电感电流方波策略波形转换示意图；
图4是根据本发明实施例提供的驱动限值导通策略线性减小实例曲线图；
图5是根据本发明实施例提供的高压关驱动策略计算起始关驱动时间示意图；
图6是根据本发明实施例的一种高压输入的控制装置的结构框图；
图7是根据本发明实施例的另一种高压输入的控制装置的结构框图；
图8是根据本发明实施例的又一种高压输入的控制装置的结构框图；
图9是根据本发明实施例的再一种高压输入的控制装置的结构框图；以及，
图10是根据本发明另一实施例的一种高压输入的控制装置的结构框图。
具体实施方式
下文中将参考附图并结合实施例来详细说明本发明。需要说明的是，在不冲突的情况下，本申请中的实施例及实施例中的特征可以相互组合。
需要说明的是，本发明的说明书和权利要求书及上述附图中的术语“第一”、“第二”等是用于区别类似的对象，而不必用于描述特定的顺序或先后次序。
在本实施例中提供了一种高压输入的控制方法，图2是根据本发明实施例的一种高压输入的控制方法的流程图，如图2所示，该流程包括如下步骤：
步骤S202，获取当前电路的输入电压瞬时值的最大值；
步骤S204，判断输入电压瞬时值的最大值是否大于预设阈值；
步骤S206，在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；
步骤S208，依据控制策略调节电路中的输入电流振荡的运行状态。
结合步骤S202至步骤S208，本发明实施例提供的高压输入的控制方法适用于图腾柱功率因数校正(Power Factor Correction，简称PFC)，特别是工作在临界电流模式(Boundary Current Mode，简称BCM)下的变换器高压输入的控制方法。在本发明实施例中，首先，获取当前电路的输入电压瞬时值的最大值，其次，将该输入电压瞬时值的最大值与预设阈值进行对比，进而在大于预设阈值的情况下，提取在该预设阈值的控制策略，最后，根据该控制策略调节电路中的输入电流振荡的运行状态。
这里由于在相关技术中，在BCM工作模式，电感电流下降为0后，才会发下一开关周期 的驱动。当高压输入时，此时输入电压vin较高，接近Bus电压vbus，即vbus与vin的差值很小，电感电流下降斜率接近为0，即电感电流很难下降为0。带来的后果是驱动很难发出，致使在输入电压峰值附近输入电流振荡，严重时会使得在输入电压峰值附近PFC变换器工作在连续电流模式(CCM)，电感电流产生过冲；另外在双相交错并联情况由于输入电流振荡还会导致锁相异常，进一步加剧输入电压峰值附近的输入电流振荡，以上这些情况会使得PFC变换器在高压输入时无法可靠稳定地带重载工作。因此，通过步骤S202至步骤S208提供的高压输入的控制方法解决了PFC在高压输入时由于输入电流振荡无法稳定带重载工作的问题，提高了PFC的可靠性。
通过上述步骤，采用获取当前电路的输入电压瞬时值的最大值；判断输入电压瞬时值的最大值是否大于预设阈值；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；依据控制策略调节电路中的输入电流振荡的运行状态。解决了相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作的问题，进而达到了高压输入稳定带重载工作的效果。
可选的，步骤S204中判断输入电压瞬时值的最大值是否大于预设阈值，包括：
当输入电压瞬时值的最大值大于预设阈值时，判定电路处于输入电流振荡的运行状态。
可选的，在控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，步骤S206中提取对应预设阈值的控制策略的步骤包括：
策略一，当输入电压瞬时值的最大值大于第一预设阈值时，提取对应第一预设阈值的高压提升Bus电压参考基准策略；
其中，假设第一预设阈值为V1，当输入电压瞬时值的最大值大于V1时，进入高压提升Bus电压参考基准策略，即将输入电压瞬时值的最大值加上固定的电压作为Bus电压参考基准，并对bus电压参考基准限幅。
策略二，当输入电压瞬时值的最大值大于第二预设阈值时，提取对应第二预设阈值的电感电流方波策略；
其中，假设第二预设阈值为V2，当输入电压瞬时值的最大值大于V2时，进入电感电流方波策略，即，将PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，同时保证两者在切换时刻传递出来的功率是相等的。
策略三，当输入电压瞬时值的最大值大于第三预设阈值时，提取对应第三预设阈值的驱动限值导通策略；
其中，假设第三预设阈值为V3，当输入电压瞬时值的最大值大于V3时，进入驱动限值导通策略，即在每半个工频周期里，在以输入电压峰值为中心的对称区域中，PFC控制环路计算出来的PFC驱动随输入电压瞬时值的增大而减小。
策略四，当输入电压瞬时值的最大值大于第四预设阈值时，提取对应第四预设阈值的高压关驱动策略；
其中，假设第四预设阈值为V4，当输入电压瞬时值的最大值大于V4时，进入高压关驱动策略，即在输入电压峰值为中心的对称区域，关闭PFC驱动。
这里预设阈值包括：第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值，且，第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值为输入电流开始出现振荡时的输入电压最大值，即，V1、V2、V3、V4均为输入电流开始出现振荡时的输入电压最大值。
可选的，步骤S208中依据控制策略调节电路中的输入电流振荡的运行状态的步骤包括：
方式一，当控制策略为高压提升Bus电压参考基准策略时，将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；
其中，当检测得到的输入电压瞬时值的最大值大于V1时，进入高压提升Bus电压参考基准策略。具体实现如下：将输入电压瞬时值的最大值加上固定的电压作为Bus电压参考基准，
可选的，在输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，依据Bus电容的额定电压上限，调节Bus电压参考基准小于或等于额定电压上限，额定电压上限为Bus电容的工作电压的有效值，即，由于Bus电容耐压有限，不能无限制增大，需要对Bus电压的上限限幅。为了不损坏Bus电容，限幅值一般取Bus电容正常工作的有效值。
方式二，当控制策略为电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由恒定导通时间控制的正弦波形切换至恒定电流峰值控制的方波波形时的输出功率相等；
其中，当检测得到的输入电压瞬时值的最大值继续增大至V2时，进入电感电流方波策略，即将电感电流由恒定导通时间控制的正弦波切换为恒定电流峰值控制的方波，同时保证两者在切换时刻传递出来的功率是相等的。
在正常输入电压时，需要实现PFC功能，所以要用到恒定导通时间的控制方法；在输入高压时，需要实现稳定工作，要用到恒定电流峰值的方法。为保证两个环路的平稳切换，采用如下方法：
将PFC的电压环输出看做电感电流的平均值，经过变换得到工频周期需要的驱动导通时间，如果想要环路平稳的切换在恒定导通时间控制和恒定电流峰值控制，就需要明确两者之间的关系，保证两者在切换的时刻传递出来的功率是相等的。
具体如图3所示，图3是根据本发明实施例提供的电感电流方波策略波形转换示意图，其中，图3中Iavg为PFC的电压环输出，即电感电流峰值包络线的平均值，Iavg_t为电感电流平均值的瞬时值，Iavg_sqr为恒定电流峰值控制下的电感电流平均值。
设输入电压角频率为ω。由方波经过傅立叶级数分解得到的基波为：
Figure PCTCN2016074474-appb-000003
由正弦波平均值与最大值的关系，得到电感电流平均值的瞬时值Iavg_t与电感电流峰值包络线的平均值Iavg的关系式为：
Figure PCTCN2016074474-appb-000004
为实现平滑切换，需要如上Ibase与Iavg_t两者传递的能量相等，于是：
Ibase＝Iavg_t
由上式可推出：
Figure PCTCN2016074474-appb-000005
恒定电流峰值控制下任一开关周期内，由电感的伏秒平衡公式：
L×iLP＝vin×Ton
其中iLP为电感电流峰值。
由以上两式可得PFC驱动时间：
Figure PCTCN2016074474-appb-000006
上式即PFC电感电流由正弦波平滑转换为方波的公式。
方式三，当控制策略为驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随输入电压瞬时值的增大而减小；
其中，当检测得到的输入电压瞬时值的最大值继续增大至V3时，Bus电压瞬时值与输入电压瞬时值的最大值的电压差进一步减小，仅采用Bus电压参考升压和电感电流方波策略仍然会出现输入电流振荡、电感电流过冲问题，为减小电感电流过冲，在输入电压峰值附近，需要适度减小驱动导通时间Ton，即启用驱动限值导通策略。驱动限值导通策略的设计思想是在每半个工频周期里，在以输入电压峰值为中心的对称区域中，控制环路计算出来的PFC驱动随输入电压瞬时值的增大而减小。减小的方式有很多种，这里给出一种线性减小的实例。控制环路计算出来的PFC驱动乘以限值导通系数k，作为最终的PFC驱动Ton。
k随输入电压瞬时值vin的绝对值线性变化，公式为：
k＝a|vin|+b
经过(vth1，1)、(vth2，0)两点，可以解得常数a、b的值。vth1为输入电流开始出现振荡时的输入电压的最大值；vth2取值范围相对较宽，但需保证vth2＞vth1，vth2越大，则PFC驱动 减小速度越慢，一般取vth2为PFC变换器正常工作所能承受最大输入电压的瞬时值的最大值，这样可以保证采用限值导通策略时不会关闭PFC驱动。
当|vin|＜vth1时，k＝1，PFC驱动不变；当|vin|＞vth1且|vin|＜vth2时，k在0与1之间，PFC驱动线性减小；当|vin|＞vth2时，k＝0，关闭PFC驱动；具体如图4所示，图4是本发明实施例提供的驱动限值导通策略线性减小实例曲线图。
方式四，当控制策略为高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
其中，当检测得到的输入电压瞬时值的最大值继续增大至V4时，Bus电压瞬时值与输入电压瞬时值的电压差接近与0或者负数，输入电流振荡加剧，采用Bus电压参考升压策略、电感电流方波策略、驱动限值导通策略后，输入电流仍然会振荡，此时启用高压关驱动策略，即在输入电压峰值为中心的对称区域，关闭PFC驱动。关闭PFC驱动的条件有很多种，这里给出一种具体的实施例。当输入电压瞬时值大于关驱动阈值vth时，关闭PFC驱动。关驱动阈值vth的大小不能随意选取，必须依据PFC变换器参数核算设计。
假设V1为关驱动前的Bus电压，V2为关驱动后的Bus电压，C为Bus电容容值，p为PFC变换器功率，η为PFC变换器转换效率，T1为关驱动持续时间，则由能量守恒定律，关驱动时满足如下关系式
Figure PCTCN2016074474-appb-000007
在关驱动时为保证Bus电压不振荡，必须保证关驱动导致的bus电压跌落在bus电压纹波范围内，即保证V1-V2的值小于Bus电压纹波峰峰值，由此和上式可确定关驱动持续时间T1。
对于周期为T的标准正弦来说，设关驱动持续时间为T1时对应的起始关驱动的时间为T0。
如图5所示，图5是本根据发明实施例提供的高压关驱动策略计算起始关驱动时间示意图，由图5几何关系可得：
Figure PCTCN2016074474-appb-000008
从而起始关驱动相角：
Figure PCTCN2016074474-appb-000009
由上式即可确定输入电压有效值为Vrms、关驱动持续时间为T1时对应的关驱动阈值vth：
Figure PCTCN2016074474-appb-000010
通过以上的实施方式的描述，本领域的技术人员可以清楚地了解到根据上述实施例的方 法可借助软件加必需的通用硬件平台的方式来实现，当然也可以通过硬件，但很多情况下前者是更佳的实施方式。基于这样的理解，本发明的技术方案本质上或者说对现有技术做出贡献的部分可以以软件产品的形式体现出来，该计算机软件产品存储在一个存储介质(如ROM/RAM、磁碟、光盘)中，包括若干指令用以使得一台终端设备(可以是手机，计算机，服务器，或者网络设备等)执行本发明各个实施例所述的方法。
在本实施例中还提供了一种高压输入的控制装置，该装置用于实现上述实施例及优选实施方式，已经进行过说明的不再赘述。如以下所使用的，术语“模块”可以实现预定功能的软件和/或硬件的组合。尽管以下实施例所描述的装置较佳地以软件来实现，但是硬件，或者软件和硬件的组合的实现也是可能并被构想的。
图6是根据本发明实施例的一种高压输入的控制装置的结构框图，如图6所示，该装置包括：获取模块62、判断模块64、提取模块66和控制模块68，其中，
获取模块62，设置为获取当前电路的输入电压瞬时值的最大值；
判断模块64，与获取模块62建立电连接，设置为判断获取模块62获取的输入电压瞬时值的最大值是否大于预设阈值；
提取模块66，与判断模块64建立电连接，设置为在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；
控制模块68，与提取模块66建立电连接，设置为依据提取模块66提取的控制策略调节电路中的输入电流振荡的运行状态。
本发明实施例提供的高压输入的控制装置，采用获取当前电路的输入电压瞬时值的最大值；判断输入电压瞬时值的最大值是否大于预设阈值；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；依据控制策略调节电路中的输入电流振荡的运行状态。解决相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作的问题，进而达到了高压输入稳定带重载工作的效果。
图7是根据本发明实施例的另一种高压输入的控制装置的结构框图，如图7所示，可选的，判断模块64，包括：判断单元641，其中，
判断单元641，设置为当输入电压瞬时值的最大值大于预设阈值时，判定电路处于输入电流振荡的运行状态。
图8是根据本发明实施例的又一种高压输入的控制装置的结构框图，如图8所示，可选的，在控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，提取模块66包括：第一提取单元661、第二提取单元662、第三提取单元663和第四提取单元664，其中，
第一提取单元661，设置为当输入电压瞬时值的最大值大于第一预设阈值时，提取对应第一预设阈值的高压提升Bus电压参考基准策略；
第二提取单元662，设置为当输入电压瞬时值的最大值大于第二预设阈值时，提取对应第二预设阈值的电感电流方波策略；
第三提取单元663，设置为当输入电压瞬时值的最大值大于第三预设阈值时，提取对应第三预设阈值的驱动限值导通策略；
第四提取单元664，设置为当输入电压瞬时值的最大值大于第四预设阈值时，提取对应第四预设阈值的高压关驱动策略；其中，预设阈值包括：第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值，且，第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
可选的，图9是根据本发明实施例的再一种高压输入的控制装置的结构框图，如图9所示，控制模块68包括：第一控制单元681、第二控制单元682、第三控制单元683和第四控制单元684，其中，
第一控制单元681，设置为当控制策略为高压提升Bus电压参考基准策略时，将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；
第二控制单元682，设置为当控制策略为电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由恒定导通时间控制的正弦波形切换至恒定电流峰值控制的方波波形时的输出功率相等；
第三控制单元683，设置为当控制策略为驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随输入电压瞬时值的增大而减小；
第四控制单元684，设置为当控制策略为高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
图10是根据本发明另一实施例的一种高压输入的控制装置的结构框图，如图10所示，可选的，第一控制单元681，包括：
第一控制子单元6811，设置为在将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，依据Bus电容的额定电压上限，调节Bus电压参考基准小于或等于额定电压上限，额定电压上限为Bus电容的工作电压的有效值。
需要说明的是，上述各个模块是可以通过软件或硬件来实现的，对于后者，可以通过以下方式实现，但不限于此：上述模块均位于同一处理器中；或者，上述模块分别位于多个处理器中。
本发明的实施例还提供了一种存储介质。可选地，在本实施例中，上述存储介质可以被设置为存储用于执行以下步骤的程序代码：
S1，获取当前电路的输入电压瞬时值的最大值；
S2，判断输入电压瞬时值的最大值是否大于预设阈值；
S3，在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；
S4，依据控制策略调节电路中的输入电流振荡的运行状态。
可选地，在本实施例中，上述存储介质可以包括但不限于：U盘、只读存储器(ROM，Read-Only Memory)、随机存取存储器(RAM，Random Access Memory)、移动硬盘、磁碟或者光盘等各种可以存储程序代码的介质。
可选地，在本实施例中，处理器根据存储介质中已存储的程序代码执行判断输入电压瞬时值的最大值是否大于预设阈值，包括：当输入电压瞬时值的最大值大于预设阈值时，判定电路处于输入电流振荡的运行状态。
可选地，在本实施例中，处理器根据存储介质中已存储的程序代码执行在控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，提取对应预设阈值的控制策略的步骤包括：当输入电压瞬时值的最大值大于第一预设阈值时，提取对应第一预设阈值的高压提升Bus电压参考基准策略；当输入电压瞬时值的最大值大于第二预设阈值时，提取对应第二预设阈值的电感电流方波策略；当输入电压瞬时值的最大值大于第三预设阈值时，提取对应第三预设阈值的驱动限值导通策略；当输入电压瞬时值的最大值大于第四预设阈值时，提取对应第四预设阈值的高压关驱动策略；其中，预设阈值包括：第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值，且，第一预设阈值、第二预设阈值、第三预设阈值和第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
可选地，在本实施例中，处理器根据存储介质中已存储的程序代码执行依据控制策略调节电路中的输入电流振荡的运行状态的步骤包括：当控制策略为高压提升Bus电压参考基准策略时，将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；当控制策略为电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由恒定导通时间控制的正弦波形切换至恒定电流峰值控制的方波波形时的输出功率相等；当控制策略为驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随输入电压瞬时值的增大而减小；当控制策略为高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
可选地，在本实施例中，处理器根据存储介质中已存储的程序代码执行在将输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，还包括：依据Bus电容的额定电压上限，调节Bus电压参考基准小于或等于额定电压上限，额定电压上限为Bus电容的工作电压的有效值。
可选地，本实施例中的具体示例可以参考上述实施例及可选实施方式中所描述的示例，本实施例在此不再赘述。
显然，本领域的技术人员应该明白，上述的本发明的各模块或各步骤可以用通用的计算 装置来实现，它们可以集中在单个的计算装置上，或者分布在多个计算装置所组成的网络上，可选地，它们可以用计算装置可执行的程序代码来实现，从而，可以将它们存储在存储装置中由计算装置来执行，并且在某些情况下，可以以不同于此处的顺序执行所示出或描述的步骤，或者将它们分别制作成各个集成电路模块，或者将它们中的多个模块或步骤制作成单个集成电路模块来实现。这样，本发明不限制于任何特定的硬件和软件结合。
以上所述仅为本发明的优选实施例而已，并不用于限制本发明，对于本领域的技术人员来说，本发明可以有各种更改和变化。凡在本发明的精神和原则之内，所作的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。
工业实用性
通过本发明实施例，采用获取当前电路的输入电压瞬时值的最大值；判断输入电压瞬时值的最大值是否大于预设阈值；在输入电压瞬时值的最大值大于预设阈值的情况下，提取对应预设阈值的控制策略；依据控制策略调节电路中的输入电流振荡的运行状态。解决相关技术中由于缺乏对PFC的控制，导致高压输入无法可靠稳定地带重载工作的问题，进而达到了高压输入稳定带重载工作的效果。

Claims (10)

  1. 一种高压输入的控制方法，包括：
    获取当前电路的输入电压瞬时值的最大值；
    判断所述输入电压瞬时值的最大值是否大于预设阈值；
    在所述输入电压瞬时值的最大值大于所述预设阈值的情况下，提取对应所述预设阈值的控制策略；
    依据所述控制策略调节所述电路中的输入电流振荡的运行状态。
  2. 根据权利要求1所述的方法，其中，所述判断所述输入电压瞬时值的最大值是否大于预设阈值，包括：
    当所述输入电压瞬时值的最大值大于所述预设阈值时，判定所述电路处于输入电流振荡的运行状态。
  3. 根据权利要求1所述的方法，其中，在所述控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，所述提取对应所述预设阈值的控制策略的步骤包括：
    当所述输入电压瞬时值的最大值大于第一预设阈值时，提取对应所述第一预设阈值的所述高压提升Bus电压参考基准策略；
    当所述输入电压瞬时值的最大值大于第二预设阈值时，提取对应所述第二预设阈值的所述电感电流方波策略；
    当所述输入电压瞬时值的最大值大于第三预设阈值时，提取对应所述第三预设阈值的所述驱动限值导通策略；
    当所述输入电压瞬时值的最大值大于第四预设阈值时，提取对应所述第四预设阈值的所述高压关驱动策略；
    其中，所述预设阈值包括：所述第一预设阈值、所述第二预设阈值、所述第三预设阈值和所述第四预设阈值，且，所述第一预设阈值、所述第二预设阈值、所述第三预设阈值和所述第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
  4. 根据权利要求3所述的方法，其中，所述依据所述控制策略调节所述电路中的输入电流振荡的运行状态的步骤包括：
    当所述控制策略为所述高压提升Bus电压参考基准策略时，将所述输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；
    当所述控制策略为所述电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由所述恒定导通时间控制的正弦波形切换至所述恒定电流峰值控制的方波波形时的输出功率相等；
    当所述控制策略为所述驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随所述输入电压瞬时值的增大而减小；
    当所述控制策略为所述高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
  5. 根据权利要求4所述的方法，其中，在所述将所述输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，还包括：
    依据Bus电容的额定电压上限，调节所述Bus电压参考基准小于或等于所述额定电压上限，所述额定电压上限为所述Bus电容工作电压的有效值。
  6. 一种高压输入的控制装置，包括：
    获取模块，设置为获取当前电路的输入电压瞬时值的最大值；
    判断模块，设置为判断所述获取模块获取的所述输入电压瞬时值的最大值是否大于预设阈值；
    提取模块，设置为在所述输入电压瞬时值的最大值大于所述预设阈值的情况下，提取对应所述预设阈值的控制策略；
    控制模块，设置为依据所述提取模块提取的所述控制策略调节所述电路中的输入电流振荡的运行状态。
  7. 根据权利要求6所述的装置，其中，所述判断模块，包括：
    判断单元，设置为当所述输入电压瞬时值的最大值大于所述预设阈值时，判定所述电路处于输入电流振荡的运行状态。
  8. 根据权利要求6所述的装置，其中，在所述控制策略至少包括：高压提升Bus电压参考基准策略、电感电流方波策略、驱动限值导通策略或高压关驱动策略的情况下，所述提取模块包括：
    第一提取单元，设置为当所述输入电压瞬时值的最大值大于第一预设阈值时，提取对应所述第一预设阈值的所述高压提升Bus电压参考基准策略；
    第二提取单元，设置为当所述输入电压瞬时值的最大值大于第二预设阈值时，提取对应所述第二预设阈值的所述电感电流方波策略；
    第三提取单元，设置为当所述输入电压瞬时值的最大值大于第三预设阈值时，提取对应所述第三预设阈值的所述驱动限值导通策略；
    第四提取单元，设置为当所述输入电压瞬时值的最大值大于第四预设阈值时，提取对应所述第四预设阈值的所述高压关驱动策略；
    其中，所述预设阈值包括：所述第一预设阈值、所述第二预设阈值、所述第三预设 阈值和所述第四预设阈值，且，所述第一预设阈值、所述第二预设阈值、所述第三预设阈值和所述第四预设阈值为输入电流开始出现振荡时的输入电压最大值。
  9. 根据权利要求8所述的装置，其中，所述控制模块包括：
    第一控制单元，设置为当所述控制策略为所述高压提升Bus电压参考基准策略时，将所述输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准；
    第二控制单元，设置为当所述控制策略为所述电感电流方波策略时，将功率因数校正PFC电感电流由恒定导通时间控制的正弦波形切换为恒定电流峰值控制的方波波形，并控制由所述恒定导通时间控制的正弦波形切换至所述恒定电流峰值控制的方波波形时的输出功率相等；
    第三控制单元，设置为当所述控制策略为所述驱动限值导通策略时，在预设周期中，在以输入电压峰值为中心的对称区域里，控制功率因数校正PFC驱动随所述输入电压瞬时值的增大而减小；
    第四控制单元，设置为当所述控制策略为所述高压关驱动策略时，在以输入电压峰值为中心的对称区域里，关闭功率因数校正PFC驱动。
  10. 根据权利要求9所述的装置，其中，所述第一控制单元，包括：
    第一控制子单元，设置为在所述将所述输入电压瞬时值的最大值与预设固定电压求和，得到Bus电压参考基准之后，依据Bus电容的额定电压上限，调节所述Bus电压参考基准小于或等于所述额定电压上限，所述额定电压上限为所述Bus电容的工作电压的有效值。
PCT/CN2016/074474 2015-07-27 2016-02-24 高压输入的控制方法及装置 WO2016177031A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510448099.6A CN106385170B (zh) 2015-07-27 2015-07-27 高压输入的控制方法及装置
CN201510448099.6 2015-07-27

Publications (1)

Publication Number Publication Date
WO2016177031A1 true WO2016177031A1 (zh) 2016-11-10

Family

ID=57217499

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/074474 WO2016177031A1 (zh) 2015-07-27 2016-02-24 高压输入的控制方法及装置

Country Status (2)

Country Link
CN (1) CN106385170B (zh)
WO (1) WO2016177031A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112953266A (zh) * 2021-03-23 2021-06-11 山东大学 一种非对称隔离型ac-dc变换器的运行状态控制方法及系统

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107561346B (zh) * 2017-07-27 2021-09-10 佛山市华葆电源设备有限公司 一种快速侦测三相市电电压异常的方法
WO2019128033A1 (zh) * 2017-12-29 2019-07-04 沃尔缇夫能源系统公司 功率因数校正电路的控制方法以及装置
CN111371306B (zh) * 2018-12-26 2022-04-05 致茂电子(苏州)有限公司 突波抑制模块及具突波抑制功能的功率因子校正电路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101277061A (zh) * 2007-03-27 2008-10-01 凌特公司 用于同步升压变换器的同步整流器控制
JP2009124844A (ja) * 2007-11-14 2009-06-04 Renesas Technology Corp スイッチング電源装置
TW201034363A (en) * 2009-03-13 2010-09-16 Richtek Technology Corp Buck-boost power converter and its control method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101552546B (zh) * 2008-04-02 2011-10-12 台达能源技术（上海）有限公司 用于临界导通模式的无桥功率因数校正电路及其控制方法
CN103904880B (zh) * 2014-03-04 2018-02-16 深圳博用科技有限公司 一种输入电压阈值控制的部分有源功率因数校正电路
CN104393750A (zh) * 2014-11-25 2015-03-04 广东易事特电源股份有限公司 无桥pfc电路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101277061A (zh) * 2007-03-27 2008-10-01 凌特公司 用于同步升压变换器的同步整流器控制
JP2009124844A (ja) * 2007-11-14 2009-06-04 Renesas Technology Corp スイッチング電源装置
TW201034363A (en) * 2009-03-13 2010-09-16 Richtek Technology Corp Buck-boost power converter and its control method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112953266A (zh) * 2021-03-23 2021-06-11 山东大学 一种非对称隔离型ac-dc变换器的运行状态控制方法及系统
CN112953266B (zh) * 2021-03-23 2022-04-08 山东大学 一种非对称隔离型ac-dc变换器的运行状态控制方法及系统

Also Published As

Publication number Publication date
CN106385170A (zh) 2017-02-08
CN106385170B (zh) 2020-04-28

Similar Documents

Publication Publication Date Title
Choi et al. A bridgeless single-stage half-bridge AC/DC converter
TWI527351B (zh) 變換器、控制器與控制方法
US8766605B2 (en) Bridgeless PFC converter and the method thereof
CN108054918B (zh) 一种四管buck-boost电路的控制方法、控制电路及系统
EP2731252B1 (en) Inverter circuit and control method therefor
WO2016177031A1 (zh) 高压输入的控制方法及装置
JP2014513915A (ja) 共振変換器の出力電力を制御するための方法及び装置
EP3836377B1 (en) Power conversion device
WO2012163235A1 (zh) 一种逆变器拓扑电路、逆变方法和一种逆变器
US20150162845A1 (en) Dc-dc power conversion apparatus and method
US9450500B2 (en) Method and apparatus for modulating lower powers in resonant converters
CN103066873A (zh) 新型降压式无桥Cuk 功率因数校正PFC电路
WO2022170954A1 (zh) Dc/dc变换器的控制器及其控制系统
CN104242422A (zh) 一种脉冲氙灯电源储能电容的充电方法和充电电路
CN102427293A (zh) 一种低输出纹波的并联功率因数校正变换控制方法及其装置
Hassanpour et al. Comparison of Full Power and Partial Power Buck-Boost DC-DC Converters for Residential Battery Energy Storage Applications
Ditze Steady-state analysis of the bidirectional CLLLC resonant converter in time domain
CN209896911U (zh) 燃料电池的直流-直流变换器
Li et al. A high efficient boost converter with power factor correction
Baharom et al. Computer simulation model and performance analysis of high power factor three-phase AC-DC current injection hybrid resonant converter
US8937463B2 (en) Common-core power factor correction resonant converter
Mohajery et al. A modified configuration of high step‐up non‐isolated DC‐DC converter with low voltage stress: Analysis, design, and implementation
CN114583957A (zh) 一种三电平变换器及其控制方法、控制装置
Wei et al. A novel zero-voltage-transition snubber cell for dual buck half bridge inverter
CN110086368B (zh) 一种基于断续电流模式的全桥逆变器的轻载效率优化方案

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16789025

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16789025

Country of ref document: EP

Kind code of ref document: A1