WO2016099446A1 - Opossum-die package-on-package apparatus - Google Patents
Opossum-die package-on-package apparatus Download PDFInfo
- Publication number
- WO2016099446A1 WO2016099446A1 PCT/US2014/070407 US2014070407W WO2016099446A1 WO 2016099446 A1 WO2016099446 A1 WO 2016099446A1 US 2014070407 W US2014070407 W US 2014070407W WO 2016099446 A1 WO2016099446 A1 WO 2016099446A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- package
- die
- coupled
- substrate
- package substrate
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 99
- 238000000034 method Methods 0.000 claims abstract description 28
- 230000008878 coupling Effects 0.000 claims abstract description 11
- 238000010168 coupling process Methods 0.000 claims abstract description 11
- 238000005859 coupling reaction Methods 0.000 claims abstract description 11
- 229910000679 solder Inorganic materials 0.000 claims description 28
- 239000010410 layer Substances 0.000 description 31
- 241000289427 Didelphidae Species 0.000 description 20
- 239000012778 molding material Substances 0.000 description 17
- 238000004891 communication Methods 0.000 description 15
- 230000002093 peripheral effect Effects 0.000 description 13
- 239000011888 foil Substances 0.000 description 9
- 239000000853 adhesive Substances 0.000 description 8
- 230000001070 adhesive effect Effects 0.000 description 8
- 238000004806 packaging method and process Methods 0.000 description 6
- 239000012790 adhesive layer Substances 0.000 description 4
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/073—Apertured devices mounted on one or more rods passed through the apertures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
- H01L2225/1088—Arrangements to limit the height of the assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
Definitions
- PoP Package on package
- a PoP configuration in which one package is connected to another package in a stacked arrangement (one on the other in a z-direction) is used to reduce a module footprint (e.g., memory on top of application processor). While reducing xy-direction footprint, a PoP configuration increases the z-direction thickness or height ("z-height") of the module.
- Current state of the art PoP module technologies have z-heights on the order of one millimeter or greater.
- Typical PoP solutions also allow a limited number of interconnects between top and bottom package.
- the interconnects are located in the fan-out area or peripheral area of the bottom package.
- An additional rerouting layer or tighter geometries for the interconnects can be used to increase the interconnect bandwidth but such solutions tend to increase packaging costs.
- Figure 1 shows a cross-sectional side view of an embodiment of a package on package (PoP) assembly including a bottom or supporting package having a die in a hanging or opossum configuration relative to a package substrate to which it is attached.
- PoP package on package
- Figure 2 shows a cross-sectional side view of another embodiment of a PoP assembly employing a bottom or supporting package having a die in a hanging or opossum
- Figure 3 shows a cross-sectional side view of another embodiment of a PoP assembly where an underlying or supporting package is based on wafer level packaging, particularly an embedded wafer level ball grid array (e.g., eWLB) package with peripheral interconnects to the top package.
- wafer level packaging particularly an embedded wafer level ball grid array (e.g., eWLB) package with peripheral interconnects to the top package.
- eWLB embedded wafer level ball grid array
- Figure 4 shows a cross-sectional side view of another embodiment of a PoP assembly with an opossum fanout wafer level package as bottom package with areal interconnects to the top package.
- Figure 5 shows cross-sectional side view of pre -PoP assembly using eWLB on eWLB opossum configuration.
- Figure 6 shows a side view of a mold carrier having an adhesive foil disposed on a surface thereof and a number of via bars placed on the adhesive foil.
- Figure 7 shows the structure of Figure 6 following the separation of the via bars and molding material from the adhesive layer and introduction of a redistribution layer on the structure and the connection of a die thereto.
- Figure 8 shows the structure of Figure 7 following the thinning of the molding material.
- the processing sequence can also be different: thinning of the body before placing solder balls and opossum die.
- Figure 9 illustrates an embodiment of a computing device.
- PoP assembly 100 shows a cross-sectional side view of an embodiment of a package on package (PoP) assembly including a bottom or supporting package having a die in a hanging or opossum configuration relative to a package substrate to which it is attached.
- PoP assembly 100 includes package 110 connected to package 230 in a stacked arrangement (package 110 over or on package 130 in a z-direction as illustrated).
- Package 110 includes package substrate 115 to which die 120 is electrically and physically connected to a surface thereof through, for example, a bumping or reflow process between contacts points of the die and the package substrate, respectively, optionally including an underfill.
- die 120 is a memory die.
- Package 110 also includes interconnects 150 (e.g., solder bumps) operable to connect package 110 to bottom or support package 130.
- Package 130 of PoP assembly 100 illustrated in Figure 1 includes package substrate 135 to which die 140 (e.g., a flip chip microprocessor) is electrically and physically connected through a bumping or reflow process optionally including an underfill.
- die 140 is connected to a side of package substrate 135 such that die 140 is below package substrate 135 relative to a z-direction and is therefore in a opossum or hanging die configuration relative to package substrate 135 as viewed.
- each packaging substrate includes a die side to which a respective die is connected (die 120 to package substrate 115 and die 140 to package substrate 135) and an opposite or backside, a backside of package substrate 115 faces a backside of package substrate 135.
- PoP assembly 100 die 140 is in a hanging or opossum configuration with regard to its attachment to package substrate 145 and relative to the attachment of die 120 to package substrate 115, as viewed, with package 110 on or above package 130.
- Package substrate 135 also includes contact pads 155 on a die side of the package substrate.
- PoP assembly 100 is connected to substrate 175 that is, for example, a printed circuit board for use representatively in a mobile application such as a phone or other portable computing device.
- PoP assembly 100 is connected to substrate 175 through solder connections 160 (solder balls) between contact pads 155 of package substrate 135 and corresponding contact pads of substrate 175.
- a thickness or height, hi, of die 140 including any interconnect to the substrate and redistribution layer is less than a thickness or height, h 2 , of solder connection 160.
- connection can be made through solder connections to contacts or contact pads arranged about an areal surface of each package.
- Figure 1 shows package substrate 115 having an interior area 180 and peripheral area 185, interior area 180 and peripheral area 185 collectively defining an areal surface of the package.
- contact pads are arranged about interior area 180 and also about peripheral area 185.
- Such contact pads may be formed during the substrate fabrication phase by routing or distributing traces or interconnects to interior area 185 and forming contact pads to the traces or interconnects.
- FIG. 1 shows package substrate 135 having contact pads 145 disposed on a surface thereof opposite a side of the substrate to which die 140 is connected. Contact pads 145 are aligned with contact pads 125 of package substrate 115 (including in an interior area of the package substrate) and solder connections 150 (solder balls) connect the packages through the respective contact pads.
- Figure 2 shows a cross-sectional side view of another embodiment of a PoP assembly employing a bottom or supporting package having a die in a hanging or opossum
- assembly 200 includes package 210 connected to package 230 in a stacked arrangement (one over or on the other in a z-direction as illustrated).
- Package 210 includes package substrate 215 to which die 220 is electrically and physically connected to a surface thereof through, for example, a bumping or a reflow process optionally including an underfill process.
- die 220 is a flip chip memory die.
- Figure 2 also shows package 210 including contact pads 225 on a side of the substrate opposite a side to which die 220 is connected. Contact pads 225 are disposed in area 285 that is peripheral to interior area 280 of the package substrate. In one embodiment, contact pads 225 are disposed along the periphery or edge of four sides of a surface of package substrate 215 having a rectangular or square shape.
- Package 230 of PoP assembly 200 in Figure 2 includes package substrate 235 to which die 240 (e.g., a flip chip microprocessor) is connected through a bumping or reflow process optionally including an underfilling process. As illustrated, die 240 is connected to a side of package substrate 235 such that die 240 is below package substrate 235 relative to a z- direction and is therefore in an opossum or hanging configuration relative to package substrate 235.
- Package substrate 235 of package 230 includes contact pads 245 disposed on a side of the substrate opposite a side to which die 240 is attached. Contact pads 245 are disposed in a peripheral arrangement on a surface of the package substrate and are aligned with contact pads 225 of package 210.
- Figure 2 shows solder connections 250 (solder balls) disposed between contact pads 225 of package 210 and contact pads 245 of package 230 to electrically connect the packages.
- Package substrate 235 of package 230 also includes contact pads 255 disposed on a die side of the package substrate.
- Figure 2 shows solder connections 260 connected to contact pads 255 that are operable to connect PoP assembly 200 to a substrate such as a printed circuit board.
- each assembly representatively includes a package such as a commercial memory package disposed on a flip chip ball grid array package having an opossum or hanging die configuration.
- a package such as a commercial memory package disposed on a flip chip ball grid array package having an opossum or hanging die configuration.
- an opossum or hanging die configuration for the bottom or supporting package of a PoP assembly (e.g., package 130 of Figure 1, package 230 of Figure 2), a z-height of the assembly is minimized.
- a representative z-height for both package assembly 100 in Figure 1 and package assembly 200 in Figure 2 is on the order of one millimeter (mm).
- Figure 3 shows a cross-sectional side view of another embodiment of a PoP assembly where an underlying or supporting package is based on wafer level packaging, particularly an embedded wafer level ball grid array (e.g., eWLB) package.
- eWLB embedded wafer level ball grid array
- FIG 3 shows a cross-sectional side view of PoP assembly 300 including package 310 electrically connected to package 330 in a stacked arrangement with package 310 on and above package 330 in a z-direction.
- Package 310 includes package substrate 315. Electrically and physically connected to contacts on a surface of package substrate 315 (top surface as viewed) is die 320 of, for example, memory die.
- Package substrate 315 includes contact pads 325 disposed about a peripheral area of the package substrate on a side opposite a side to which die 320 is attached.
- Peripheral area 385 is peripheral to interior area 380 and, in one embodiment, surrounds a periphery or edge of each side or a four-sided rectangular package substrate.
- Package 330 of PoP assembly 300 in Figure 3 includes die 340 of, for example, a microprocessor directly connected to redistribution layer 335.
- Redistribution layer 335 includes contact pads on a die side (to connect to die 340) and contact pads 345 on a side opposite of side to which die 340 is connected with electrical traces and interconnects therebetween.
- Connected to contact pads 345 are via bars 348 embedded in or disposed in molding material 343. As illustrated, via bars 348 are formed around a peripheral area of the package substrate and are aligned with contact pads 325 of package substrate 315. In another embodiment, through mold vias (TMVs) may be used as an alternative to via bars.
- TSVs through mold vias
- Package substrate 310 connected to package substrate 330 to solder connections 350 between contact pads 325 and via bars 348. Disposed on a side of package 330 including die 340 of contact pads to which solder connections 360 are connected to electrically connect assembly 300 to a substrate, which is a printed circuit board.
- Figure 4 shows a cross-sectional side view of another embodiment of a PoP assembly.
- Assembly 400 includes package 410 connected to package 430 in a stacked configuration relative to a z-direction with package 410 above package 430 as viewed.
- package 410 includes die 420 such as a memory die, electrically and physically connected to contact points on a die or first side of package substrate 415.
- Package substrate 415 has contact pads 425 on a second side of the package substrate opposite the die side. Such contact pads are disposed about interior area 480 and peripheral area 485 of the package substrate.
- package 410 is a flip chip ball grid array package.
- Package 430 in assembly 400 illustrated in Figure 4 includes die 440 disposed in eWLB arrangement including redistribution layer 435 and via bars 448 embedded in molding material 443.
- Redistribution layer of a dielectric material includes contact points on a first side (bottom side as viewed) that are connected to contact points of die 440, conductive interconnects/traces and interconnects to redistribute the connection to second contact points on a second side of redistribution layer 435 (top side as viewed). Respective ones of such contact points are connected to individual via bars 448.
- Via bars 448 are connected on one side to redistribution layer 435 and on an opposite side provide contact points or pads for connecting package 430 to package 410.
- Figure 4 shows solder connections 450 (solder balls) disposed between contact pads 425 of package 410 and via bars 448 of package 430.
- Figure 4 also shows solder connections 460 connected to contact pads on a die side of redistribution layer 435 (a side opposite via bars 448).
- Solder connections 460 are operable, in one embodiment, to connect assembly 400 to a substrate such as a printed circuit board.
- Figure 3 and Figure 4 provides an interface area between the packages, interior area 380 ( Figure 3 ) and interior area 480 ( Figure 4) for interconnects.
- Figure 4 in particular shows the utilization of the interior interface area for interconnects between the packages with a ball grid array arrangement.
- the advantages described with respect to the above embodiments include a z-height of a package stack of 1 mm or less; an area array capability for a top package; direct contact of a top package to a bottom package substrate providing a reduced interconnect from top package to bottom package; a possibility for direct die attachment; and an opportunity for discreet passive devices to be attached while maintaining a minimal package height.
- Figure 5 shows a cross-sectional side view of three PoP assemblies each using eWLB on eWLB opossum configurations.
- Package assembly 500A includes top package 51 OA (as viewed) electrically connected to bottom package 530A in a stacked configuration.
- Package 51 OA includes die 520A of, for example, a memory die, electrically and physically connected on a device side to redistribution layer 515 A.
- Redistribution layer 515 includes contact points 525A on a side of redistribution layer opposite a side connected to die 520A.
- Package 51 OA also shows molding material 527A embedding die 520A.
- Package 530A includes die 540A connected on a die side to redistribution layer 535A with an opposite side of redistribution layer 535A connected to via bars 548A embedded in molding material 543 A.
- package 51 OA is connected to package 535 A through solder connections 550A (solder balls) between contact pads 525 A of package 51 OA and contact points associated with via bars 548A of package 530A.
- die 540A of package 530A is in a opossum or hanging configuration disposed below redistribution layer 535 A as viewed.
- PoP assembly 500B includes package 510B connected to package 530B in a stacked configuration ( is disposed on or above package 530B as viewed).
- Package 510B in one embodiment, is similar to package 51 OA and includes die 520B connected to redistribution layer 515B and the die embedded in molding material 527B.
- Redistribution layer 515B includes contact pads 525B disposed on a side of redistribution layer opposite a side to which die 520B is connected.
- Package 530B of PoP assembly 500B illustrated in Figure 5 is, in one embodiment, similar to package 530A of assembly 500A and includes die 540B electrically connected to redistribution layer 535B and the redistribution layer electrically connected to via bars 548B that are embedded in molding material 543B.
- package 51 OB is electrically connected to package 530B using solder on pad (SOP) or semi-spherical solder balls 550B. In this manner, a z-height of the interconnection between contact pads 525B of package 51 OB and contact points of via bars 548B of package 530B are minimized.
- PoP assembly 500B has a z-height less than a z-height of package assembly 500 A.
- PoP assembly 500C include first package 5 IOC connected to package 530C in a stacked configuration with package 5 IOC on or above package 530C as viewed.
- each of package 5 IOC and package 530C includes a die in a opossum or hanging configuration.
- Package 5 IOC includes die 520C connected to redistribution layer 515C.
- Figure 5 also shows via bars 528C connected on a die side of redistribution layer 515C. In this embodiment, both die 520C and via bars 528C are embedded in molding material 527C.
- Package 530C in PoP assembly 500C is, in one embodiment, similar to package 530B and package 530A of assembly 500B and assembly 500 A, respectively.
- Package 530C includes die 540C connected to redistribution layer 535C and via bars 548C extending from an opposite side of redistribution layer 535C and embedded in molding material 543C.
- FIG. 5 shows solder on pad (SOP) or semi-spherical solder balls 550C connected between contact points of via bars 528C of package 5 IOC and contact points of via bars 548C of package 530C.
- PoP assembly 500C has a z-height or thickness less than PoP assembly 500B or PoP assembly 500 A.
- Figures 6-8 illustrate cross-sectional side views of a process of forming an eWLB package having an opossum or hanging die configuration, such as package 530A or package 530B in Figure 5.
- Figure 6 shows a side view of a mold carrier having an adhesive foil disposed on a surface thereof and a number of via bars placed on the adhesive foil.
- Mold carrier 610 is, for example, a stainless steel material to which adhesive foil 620 may be affixed.
- Via bars 630 are disposed on adhesive foil 620 with a respective contact point or pad in contact with the foil.
- a molding material of, for example, liquid or granular mold compound is introduced on adhesive foil 620 to embed via bars 630.
- Figure 7 shows the structure of Figure 6 following the separation of the via bars and molding material from the adhesive layer and introduction of a redistribution layer on the structure and the connection of a die thereto.
- molding material 640 is separated from adhesive layer 620 by a debonding process using, for example, some thermal budget.
- a redistribution layer is introduced by introducing dielectric layer 650 onto the surface created by a removal of adhesive layer 620 and patterning contacts to contact points or pads of via bars 630 using photolithography techniques, followed by plating techniques to form conductive vias and traces.
- Conductive vias and/or contact points or pads are also formed on or near a surface of dielectric layer 650 opposing the surface in contact with via bars 630 and molding material 640.
- Figure 7 shows die 660 electrically and physically connected to such contact points or pads 655 as well as solder connections 670 (solder balls) connected to other ones of contact points or pads 655.
- Figure 8 shows the structure of Figure 7 following the thinning of the molding material.
- Molding material 640 is thinned to expose a contact surface of each of via bars 630.
- the package is assembled and can be connected to a second package for a PoP assembly.
- the processing sequence can also be different: thinning of the body before placing solder balls and opossum die.
- the package includes a die in an opossum or hanging die configuration (below the redistribution layer as viewed in a z-direction).
- FIG. 9 illustrates computing device 700 in accordance with one implementation.
- Computing device 700 houses board 702.
- Board 702 may include a number of components, including but not limited to processor 704 and at least one communication chip 706.
- Processor 704 is physically and electrically coupled to board 702.
- at least one communication chip 706 is also physically and electrically coupled to board 702.
- communication chip 706 is part of processor 704.
- a PoP assembly such as in the implementations described above may be utilized to include processor 404 and another chip (e.g., communication chip 406, a memory chip).
- computing device 700 may include other components that may or may not be physically and electrically coupled to board 702. These other components include, but are not limited to, volatile memory (e.g., DRAM), non- volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory e.g., DRAM
- non- volatile memory e.g., ROM
- flash memory e.g., NAND
- graphics processor e.g., a digital signal processor
- crypto processor e.g., a digital signal processor
- Communication chip 706 enables wireless communications for the transfer of data to and from computing device 700.
- wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- Communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- Computing device 700 may include a plurality of communication chips 706. For instance, first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and second
- communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- Processor 704 of computing device 700 includes an integrated circuit die packaged within processor 704.
- the term "processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- Communication chip 706 also includes an integrated circuit die packaged within communication chip 706.
- another component housed within computing device 700 may contain an integrated circuit die that includes one or more devices, such as transistors or metal interconnects.
- computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- computing device 700 may be any other electronic device that processes data.
- Example 1 is an apparatus including a first package coupled to a second package, wherein each of the first package and the second package has a first side and an opposite second side; a first die coupled to the first package; and a second die coupled to the second side of the second package, wherein the first package is coupled to the second package in a stacked arrangement such that the first side of the second package faces the second side of the first package.
- Example 2 the first die in the apparatus of Example 1 is coupled to the first side of the first package.
- Example 3 the first package in the apparatus of Example 2 is coupled to the second package through contacts about the interior of a surface of each package.
- Example 4 the first package in the apparatus of Example 2 is coupled to the second package through contacts through peripherally arranged contact points.
- Example 5 the first die in the apparatus of Example 1 is coupled to the second side of the first package.
- Example 6 the first package in the apparatus of Example 5 is coupled to the second package through peripherally arranged contact points.
- the second package in the apparatus of Example 1 includes a plurality of contact points on the first side and via bars coupled to respective ones of the plurality of contact points and to contact points on the second side of the first package.
- Example 8 the via bars in the apparatus of Example 7 are coupled to solder connections on the contact points on the second side of the first package.
- Example 9 the first die in the apparatus of Example 7 is coupled to the first side of the first package.
- Example 10 the first die in the apparatus of Example 7 is coupled to the second side of the first package.
- Example 11 is an apparatus including a package on package configuration including a first package coupled to a second package in a stacked arrangement with the first package on the second package, the first package including a first package substrate and a first die and the second package including a second package substrate and a second die, wherein the second die is disposed on a side of the second package substrate opposite the first package substrate.
- Example 12 the first die in the apparatus of Example 11 is coupled to the side of the first package substrate opposite the second package substrate.
- the first package in the apparatus of Example 12 is coupled to the second package through contacts about the interior of a surface of each package.
- Example 14 the first package in the apparatus of Example 12 is coupled to the second package through contacts through peripherally arranged contact points.
- Example 15 the first die in the apparatus of Example 11 is coupled to a side of the first package substrate that faces the second package substrate.
- Example 16 is a method including coupling a first package to a second package in a stacked configuration, wherein the first package includes a first package substrate and a first die and the second package includes a second package substrate and a second die, wherein the second die is disposed on a side of the second package substrate opposite the first package substrate.
- Example 17 the first die in the method of Example 16 is coupled to the side of the first package substrate opposite the second package substrate.
- coupling the first package to the second package in the method of Example 16 includes coupling through contacts about the interior of a surface of each package.
- coupling the first package to the second package in the method of Example 16 includes coupling through contacts through peripherally arranged contact points.
- Example 20 the first die in the method of Example 16 is coupled to a side of the first package substrate that faces the second package substrate.
- Example 21 an integrated circuit package made by the method of any of Examples
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Combinations Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BR112015028568A BR112015028568A2 (en) | 2014-12-15 | 2014-12-15 | package apparatus in inverted suspension mold package. |
US14/778,018 US20160358891A1 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
PCT/US2014/070407 WO2016099446A1 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
KR1020157032551A KR20160086759A (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
KR1020177034652A KR102181794B1 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
JP2016565090A JP2017503360A (en) | 2014-12-15 | 2014-12-15 | Opossum die-type package-on-package equipment |
EP14891123.3A EP3055881A4 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
TW104136686A TWI607547B (en) | 2014-12-15 | 2015-11-06 | Opossum-die package-on-package apparatus |
CN201511035977.8A CN105720049A (en) | 2014-12-15 | 2015-11-13 | Opossum-die package-on-package apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2014/070407 WO2016099446A1 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016099446A1 true WO2016099446A1 (en) | 2016-06-23 |
Family
ID=56127105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2014/070407 WO2016099446A1 (en) | 2014-12-15 | 2014-12-15 | Opossum-die package-on-package apparatus |
Country Status (8)
Country | Link |
---|---|
US (1) | US20160358891A1 (en) |
EP (1) | EP3055881A4 (en) |
JP (1) | JP2017503360A (en) |
KR (2) | KR20160086759A (en) |
CN (1) | CN105720049A (en) |
BR (1) | BR112015028568A2 (en) |
TW (1) | TWI607547B (en) |
WO (1) | WO2016099446A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11864319B2 (en) | 2018-10-23 | 2024-01-02 | AT&SAustria Technologie &Systemtechnik AG | Z-axis interconnection with protruding component |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9997471B2 (en) | 2016-07-25 | 2018-06-12 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package structure and manufacturing method thereof |
US10366968B2 (en) | 2016-09-30 | 2019-07-30 | Intel IP Corporation | Interconnect structure for a microelectronic device |
US11509038B2 (en) | 2017-06-07 | 2022-11-22 | Mediatek Inc. | Semiconductor package having discrete antenna device |
US10847869B2 (en) | 2017-06-07 | 2020-11-24 | Mediatek Inc. | Semiconductor package having discrete antenna device |
US11276676B2 (en) * | 2018-05-15 | 2022-03-15 | Invensas Bonding Technologies, Inc. | Stacked devices and methods of fabrication |
US10510591B1 (en) * | 2018-06-29 | 2019-12-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure and method of manufacturing package |
US11296053B2 (en) | 2019-06-26 | 2022-04-05 | Invensas Bonding Technologies, Inc. | Direct bonded stack structures for increased reliability and improved yield in microelectronics |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070120238A1 (en) * | 2001-03-15 | 2007-05-31 | Micron Technology, Inc. | Semiconductor/printed circuit board assembly, and computer system |
US20130292831A1 (en) * | 2012-05-03 | 2013-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Package on Package Devices |
US20140091471A1 (en) * | 2012-10-02 | 2014-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and Method for a Component Package |
US20140217604A1 (en) * | 2013-02-04 | 2014-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structure and Methods of Forming Same |
WO2014190645A1 (en) * | 2013-05-29 | 2014-12-04 | 华为技术有限公司 | Stacked packaging structure |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2944449B2 (en) * | 1995-02-24 | 1999-09-06 | 日本電気株式会社 | Semiconductor package and manufacturing method thereof |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
CN1324110A (en) * | 2000-05-17 | 2001-11-28 | 华泰电子股份有限公司 | IC packing stacked module |
US6448506B1 (en) * | 2000-12-28 | 2002-09-10 | Amkor Technology, Inc. | Semiconductor package and circuit board for making the package |
JP3680839B2 (en) * | 2003-03-18 | 2005-08-10 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7180165B2 (en) * | 2003-09-05 | 2007-02-20 | Sanmina, Sci Corporation | Stackable electronic assembly |
JP4512545B2 (en) * | 2005-10-27 | 2010-07-28 | パナソニック株式会社 | Multilayer semiconductor module |
US7982297B1 (en) * | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
US20080258293A1 (en) * | 2007-04-17 | 2008-10-23 | Advanced Chip Engineering Technology Inc. | Semiconductor device package to improve functions of heat sink and ground shield |
US20100327419A1 (en) * | 2009-06-26 | 2010-12-30 | Sriram Muthukumar | Stacked-chip packages in package-on-package apparatus, methods of assembling same, and systems containing same |
JP5091221B2 (en) * | 2009-12-28 | 2012-12-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8354297B2 (en) * | 2010-09-03 | 2013-01-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming different height conductive pillars to electrically interconnect stacked laterally offset semiconductor die |
JP2012079734A (en) * | 2010-09-30 | 2012-04-19 | Teramikros Inc | Semiconductor unit, semiconductor device, and method of manufacturing them |
TW201227921A (en) * | 2010-12-21 | 2012-07-01 | Powertech Technology Inc | Stack structure for packages |
US9209163B2 (en) * | 2011-08-19 | 2015-12-08 | Marvell World Trade Ltd. | Package-on-package structures |
US20140151880A1 (en) * | 2011-08-19 | 2014-06-05 | Marvell World Trade Ltd. | Package-on-package structures |
US20130154106A1 (en) * | 2011-12-14 | 2013-06-20 | Broadcom Corporation | Stacked Packaging Using Reconstituted Wafers |
US8922005B2 (en) * | 2012-04-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for package on package devices with reversed stud bump through via interconnections |
US9165875B2 (en) * | 2012-04-25 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low profile interposer with stud structure |
US20140264831A1 (en) * | 2013-03-14 | 2014-09-18 | Thorsten Meyer | Chip arrangement and a method for manufacturing a chip arrangement |
US20140353824A1 (en) * | 2013-05-29 | 2014-12-04 | Huawei Technologies Co., Ltd. | Package-on-package structure |
TWI508197B (en) * | 2013-11-14 | 2015-11-11 | 矽品精密工業股份有限公司 | Semiconductor package and manufacturing method thereof |
-
2014
- 2014-12-15 KR KR1020157032551A patent/KR20160086759A/en active Search and Examination
- 2014-12-15 KR KR1020177034652A patent/KR102181794B1/en active IP Right Grant
- 2014-12-15 EP EP14891123.3A patent/EP3055881A4/en not_active Withdrawn
- 2014-12-15 JP JP2016565090A patent/JP2017503360A/en active Pending
- 2014-12-15 BR BR112015028568A patent/BR112015028568A2/en not_active Application Discontinuation
- 2014-12-15 US US14/778,018 patent/US20160358891A1/en not_active Abandoned
- 2014-12-15 WO PCT/US2014/070407 patent/WO2016099446A1/en active Application Filing
-
2015
- 2015-11-06 TW TW104136686A patent/TWI607547B/en active
- 2015-11-13 CN CN201511035977.8A patent/CN105720049A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070120238A1 (en) * | 2001-03-15 | 2007-05-31 | Micron Technology, Inc. | Semiconductor/printed circuit board assembly, and computer system |
US20130292831A1 (en) * | 2012-05-03 | 2013-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Package on Package Devices |
US20140091471A1 (en) * | 2012-10-02 | 2014-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and Method for a Component Package |
US20140217604A1 (en) * | 2013-02-04 | 2014-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structure and Methods of Forming Same |
WO2014190645A1 (en) * | 2013-05-29 | 2014-12-04 | 华为技术有限公司 | Stacked packaging structure |
Non-Patent Citations (1)
Title |
---|
See also references of EP3055881A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11864319B2 (en) | 2018-10-23 | 2024-01-02 | AT&SAustria Technologie &Systemtechnik AG | Z-axis interconnection with protruding component |
Also Published As
Publication number | Publication date |
---|---|
BR112015028568A2 (en) | 2017-07-25 |
EP3055881A1 (en) | 2016-08-17 |
KR20160086759A (en) | 2016-07-20 |
TWI607547B (en) | 2017-12-01 |
US20160358891A1 (en) | 2016-12-08 |
KR20180027421A (en) | 2018-03-14 |
EP3055881A4 (en) | 2017-09-13 |
CN105720049A (en) | 2016-06-29 |
JP2017503360A (en) | 2017-01-26 |
TW201633496A (en) | 2016-09-16 |
KR102181794B1 (en) | 2020-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10522454B2 (en) | Microelectronic package having a passive microelectronic device disposed within a package body | |
US10867961B2 (en) | Single layer low cost wafer level packaging for SFF SiP | |
KR102181794B1 (en) | Opossum-die package-on-package apparatus | |
US10256219B2 (en) | Forming embedded circuit elements in semiconductor package assembles and structures formed thereby | |
US20190355666A1 (en) | Microelectronic structures having multiple microelectronic devices connected with a microelectronic bridge embedded in a microelectronic substrate | |
US20220285278A1 (en) | Via structures having tapered profiles for embedded interconnect bridge substrates | |
US10714455B2 (en) | Integrated circuit package assemblies including a chip recess | |
WO2016007120A1 (en) | Package-on-package stacked microelectronic structures | |
US11302599B2 (en) | Heat dissipation device having a thermally conductive structure and a thermal isolation structure in the thermally conductive structure | |
US9741692B2 (en) | Methods to form high density through-mold interconnections | |
US20230343766A1 (en) | Fan out packaging pop mechanical attach method | |
US10720407B2 (en) | Microelectronic interposer for a microelectronic package | |
US20190385931A1 (en) | Thermal management solutions for stacked integrated circuit devices | |
US20130313727A1 (en) | Multi-stacked bbul package | |
WO2017039581A1 (en) | Microelectronic packages with high integration microelectronic dice stack | |
US11211314B2 (en) | Interposer for electrically connecting stacked integrated circuit device packages | |
KR20190098132A (en) | Interposer Design in Package Structures for Wire Bonding Applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 14778018 Country of ref document: US |
|
REEP | Request for entry into the european phase |
Ref document number: 2014891123 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2014891123 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2016565090 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20157032551 Country of ref document: KR Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14891123 Country of ref document: EP Kind code of ref document: A1 |
|
REG | Reference to national code |
Ref country code: BR Ref legal event code: B01A Ref document number: 112015028568 Country of ref document: BR |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 112015028568 Country of ref document: BR Kind code of ref document: A2 Effective date: 20151113 |