WO2015154538A1 - Procédé et dispositif de démarrage de mémoire - Google Patents

Procédé et dispositif de démarrage de mémoire Download PDF

Info

Publication number
WO2015154538A1
WO2015154538A1 PCT/CN2014/095687 CN2014095687W WO2015154538A1 WO 2015154538 A1 WO2015154538 A1 WO 2015154538A1 CN 2014095687 W CN2014095687 W CN 2014095687W WO 2015154538 A1 WO2015154538 A1 WO 2015154538A1
Authority
WO
WIPO (PCT)
Prior art keywords
boot
physical address
nand
memory
startup
Prior art date
Application number
PCT/CN2014/095687
Other languages
English (en)
Chinese (zh)
Inventor
沈楠科
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2015154538A1 publication Critical patent/WO2015154538A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation

Definitions

  • the present invention relates to the field of memory startup technologies, and in particular, to a memory startup method and apparatus.
  • Boot needs to complete the minimum initialization of the system hardware, and load the system program code to the location where the system program code is running; finally, Boot gives control to the system program, so that the CPU from the system program The entry point begins execution.
  • Boot supports more and more features.
  • Boot online upgrade function becomes more necessary.
  • the main purpose of the present invention is to implement startup control, especially the startup control of the NAND-Flash dual boot boot, to avoid the problem that the initial boot area cannot be upgraded at the same time, and improve the stability of the system operation.
  • a startup method that includes:
  • the target physical address is a physical address read by the CPU by default, sending a first signal sent by the CPU to the NAND-Flash interface through the logic device to the memory, where the first signal includes the target physical address,
  • the memory returns a first boot boot corresponding to the target physical address; the system reads the first boot boot and starts according to the first boot boot;
  • the target physical address is not the physical address read by the CPU by default, parsing a second signal sent by the CPU to the NAND-Flash interface via the logic device, where the second signal includes a NAND to be accessed An address of the flash memory; thereafter, translating the second signal according to the target physical address, and transmitting the translated second signal to the memory, the memory returning a number corresponding to the target physical address Second booting; the system reads the second boot boot and starts according to the second boot boot.
  • the second signal is translated according to the target physical address, and the translated second signal is sent to the NAND-Flash memory, and the NAND-Flash memory returns with the target
  • the second boot boot corresponding to the physical address, and then the booting according to the second boot boot includes:
  • the NAND-Flash memory Replacing an address of the NAND-Flash memory to be accessed in the second signal with the target physical address, and transmitting a second signal after the replacement address to the NAND-Flash memory, the NAND-Flash memory Returning a second boot boot corresponding to the target physical address, and then starting according to the second boot boot.
  • the method further includes:
  • the system sends the CPU to the logic device through the logic device according to the stop translation instruction
  • a second signal of the NAND-Flash interface is sent to the memory to continue reading the second boot boot, and booting according to the second boot boot.
  • the method further includes:
  • the method further includes:
  • the method before the step of parsing the second signal sent by the CPU to the NAND-Flash interface by the logic device, the method further includes:
  • the second signal is sent to the memory, so that the CPU reads the preset non-boot related storage data.
  • An activation device includes an acquisition module, a first determination module, a first startup control module, and a second startup control module, wherein:
  • the obtaining module is configured to: when the system is started, acquire a preset startup flag and a physical address table for starting the booting;
  • the first determining module is configured to: obtain a target physical address corresponding to the startup flag according to the startup flag and a physical address table that initiates booting, and determine whether the target physical address is a physical address read by a CPU by default;
  • the first startup control module is configured to: when the target physical address corresponding to the startup flag is When the CPU reads the physical address by default, a first signal sent by the CPU to the NAND-Flash interface through the logic device is sent to the memory, the first signal includes the target physical address, and the memory returns with the target Corresponding first booting of the physical address; the system reads the first booting boot and starts according to the first booting boot;
  • the second startup control module is configured to: when the target physical address corresponding to the startup flag is not a physical address read by the CPU, send the second to the NAND-Flash interface by the CPU through the logic device
  • the signal is parsed, the second signal includes an address of the NAND-Flash memory to be accessed; thereafter, the second signal is translated according to the target physical address, and the translated second signal is sent to the memory
  • the memory returns a second boot boot corresponding to the target physical address; the system reads the second boot boot and initiates according to the second boot boot.
  • the second startup control module is configured to translate the second signal according to the target physical address, and send the translated second signal to the NAND flash memory.
  • the NAND-Flash memory returns a second boot boot corresponding to the target physical address, and then starts according to the second boot boot:
  • the NAND-Flash memory Replacing an address of the NAND-Flash memory to be accessed in the second signal with the target physical address, and transmitting a second signal after the replacement address to the NAND-Flash memory, the NAND-Flash memory Returning a second boot boot corresponding to the target physical address, and then starting according to the second boot boot.
  • the apparatus further includes a receiving module, wherein:
  • the receiving module is configured to: receive a stop translation instruction sent by the CPU after acquiring the first block of the second booting;
  • the second startup control module is further configured to: send, according to the stop translation instruction, a second signal sent by the CPU to the NAND-Flash interface by using the logic device to the memory, to continue reading The second booting is initiated according to the second booting.
  • the device further includes a second determining module and a control module, wherein:
  • the second determining module is configured to: determine whether the system startup is successful
  • the control module is configured to: when the system startup is unsuccessful, modify the startup flag, and restart Move the system to switch the boot.
  • the device further includes a downloading module, a processing module, and a modifying module, where:
  • the download module is set to: when the system starts successfully, and the system has an update, download the image file and start the boot;
  • the processing module is configured to: update the boot boot used by the non-current boot according to the downloaded boot boot;
  • the modification module is configured to: when the update is successful, modify the startup flag and the physical address table of the booting to control the system to perform the next startup according to the updated startup boot; when the update fails, the startup flag is not modified and started.
  • the physical address table for the boot is configured to: when the update is successful, modify the startup flag and the physical address table of the booting to control the system to perform the next startup according to the updated startup boot; when the update fails, the startup flag is not modified and started.
  • the apparatus further includes a third determining module, wherein:
  • the third determining module is configured to: determine whether the target physical address is an illegal startup address
  • the first startup control module is further configured to: when the target address is an illegal startup address, send the belonging second signal to the memory, so that the CPU reads the preset non-boot related storage data.
  • a computer program comprising program instructions that, when executed by a computer, cause the computer to perform the method of booting any of the above-described memories.
  • a carrier carrying the computer program A carrier carrying the computer program.
  • the preset startup flag and the physical address table for starting the boot are obtained, so as to determine whether the target physical address corresponding to the startup flag is a specific physical address read by the CPU by default, thereby Start booting or booting with the second boot boot, thereby implementing the boot control of the NAND-Flash dual boot boot. Since the NAND-Flash memory-based address translation method is used to map the boot device, the entire boot of the NAND-Flash can be upgraded without the need to additionally set the initial boot area, thereby avoiding the initial boot area. The problem of being upgraded at the same time improves the stability and stability of the system operation. Avant-garde.
  • FIG. 1 is a schematic flow chart of a first embodiment of a method for starting a memory according to the present invention
  • FIG. 2 is a schematic flow chart of a second embodiment of a method for starting a memory according to the present invention
  • FIG. 3 is a schematic flow chart of a third embodiment of a method for starting a memory according to the present invention.
  • FIG. 4 is a schematic flow chart of a fourth embodiment of a method for starting a memory according to the present invention.
  • FIG. 5 is a schematic diagram of functional modules of a first embodiment of a boot device for a memory according to the present invention.
  • FIG. 6 is a schematic diagram of functional modules of a second embodiment of a boot device for a memory according to the present invention.
  • FIG. 7 is a schematic diagram of functional modules of a third embodiment of a boot device for a memory according to the present invention.
  • FIG. 8 is a schematic diagram of functional modules of a fourth embodiment of a memory activation device according to the present invention.
  • FIG. 9 is a schematic diagram of functional modules of a fifth embodiment of a boot device for a memory according to the present invention.
  • the embodiment of the present invention provides a method for starting a memory.
  • the method for starting the memory includes:
  • Step S10 when the system is started, acquiring a preset startup flag and a physical address table for starting the booting;
  • the booting method of the memory provided in this embodiment is applied to start control of an electronic product, and specifically, the system of the electronic product runs in a hardware environment including a processor (CPU), a logic device (FPGA or CPLD), and a NAND-Flash memory. .
  • the preset boot flag and the physical address table for booting boot may be stored in the flash inside the logic device or the non-insertion of the logic device Volatile memory.
  • the booting boot includes a first boot boot (Boot1) and a second boot boot (Boot2) stored in the NAND-Flash memory, and the first boot boot stores the first block stored in the NAND-Flash memory (ie, block0).
  • the second boot boot is stored in other blocks of the NAND-Flash memory.
  • the NAND-Flash memory is divided into three areas, two of which are Boot areas, which store mutually alternate Boots, and the other partitions store image files (large version files) and other information.
  • the physical address table for starting booting is to start the address information in the NAND-Flash memory, and the physical address table may be only the address information corresponding to the second booting, or may include the address information corresponding to the first booting boot. Address information corresponding to the second boot guide.
  • the above startup flag is identification information for determining whether to start with the first boot boot or the second boot boot. It should be noted that the above CPU can access the startup flag and the physical address table in the internal Flash or the external nonvolatile memory of the logic device through the control interface, and simultaneously provide the NAND-Flash interface to the logic device.
  • the interface that the CPU accesses can be various types, such as interfaces in the form of IIC, LOCAL-BUS, SPI, etc. The type of the specific interface depends on the CPU.
  • Step S11 Obtain a target physical address corresponding to the startup flag according to the startup flag and a physical address table for starting booting; the target physical address is an actual physical address corresponding to the booting boot.
  • step S12 it is determined whether the target physical address is a physical address read by the CPU by default; if yes, step S13 is performed, and if no, step S14 is performed.
  • the physical address read by the CPU by default is generally block 0 of the NAND-Flash memory. If the target physical address is the physical address read by the CPU by default, it is required to start with the first boot boot, because the block0 stores the first Start the boot.
  • the actual physical address corresponding to the boot boot that is currently started is determined according to the boot flag and the physical address table for starting the boot.
  • the step includes: indexing to the actual physical address in the physical address table of the booting according to the boot flag.
  • Step S13 sending, by the logic device, a first signal including the target physical address sent to the NAND-Flash interface by the logic device to the NAND-Flash memory, where the NAND-Flash memory returns a corresponding physical address corresponding to the target First booting, then according to the first Boot to start;
  • the logic device is serially connected between the CPU and the NAND-Flash interface.
  • Step S14 parsing a second signal that is sent by the logic device to the NAND-Flash interface and including an address of the NAND-Flash memory to be accessed by the logic device, and then, the second signal according to the target physical address.
  • Translating, transmitting the translated second signal to the NAND-Flash memory, the NAND-Flash memory returns a second booting boot corresponding to the target physical address, and then performing according to the second booting start up.
  • the second signal is translated according to the target physical address, and the translated second signal is sent to the NAND-Flash memory, and the NAND-Flash memory returns with the target physical address.
  • Corresponding second booting, and then starting according to the second booting booting comprises:
  • the NAND-Flash memory Replacing an address of the NAND-Flash memory to be accessed in the second signal with the target physical address, and transmitting a second signal after the replacement address to the NAND-Flash memory, the NAND-Flash memory Returning a second boot boot corresponding to the target physical address, and then starting according to the second boot boot.
  • the first boot is stored in the block 0 (as the start address) stored in the NAND-Flash memory
  • the second boot guides the block 1 stored in the NAND-Flash memory (as the start address, which may actually be A detailed description is made within the legally distinguishable block of any of the blocks:
  • the CPU transmits the signal outputted by the CPU through the NAND-Flash interface of the logic device, and the logic device forwards the signal to the NAND-Flash memory, thereby reading the NAND- The first boot boot in block 0 of the flash memory, the CPU will boot boot according to the first boot boot.
  • the NAND-Flash interface connected to the CPU and the CPU, when receiving the signal output by the CPU, parses the signal by the logic device, and according to the target physical address pair signal Translation of the address signal to translate the target physical address as the address signal; then send the converted signal to The NAND-Flash memory is read to the second boot boot in block 1, and the CPU will boot boot according to the second boot boot. After the boot is completed, the above image file will be loaded to complete the normal startup of the system.
  • the preset startup flag and the physical address table for starting the boot are obtained, so as to determine whether the target physical address corresponding to the startup flag is a physical address read by the CPU by default, thereby starting with the first
  • the boot is booted or booted with the second boot boot, thereby implementing the boot control of the NAND-Flash dual boot boot. Since the method based on NAND-Flash memory address translation is introduced into the booting method, the entire boot on the NAND-Flash can be upgraded without additionally setting an initial boot area, which can prevent the initial boot area from being simultaneously upgraded. The problem is to improve the stability and convenience of the system operation.
  • the method further includes:
  • Step S15 receiving a stop translation instruction sent by the CPU when acquiring the first block of the second booting boot
  • Step S16 according to the stop translation instruction, send a second signal sent by the CPU to the NAND-Flash interface through the logic device to the NAND-Flash memory to continue reading the second boot guide, according to the The second boot boot is initiated.
  • the CPU when booting with the second boot boot, the CPU performs boot boot after reading the first block that obtains the second boot boot, and after the first block is normally read and run, the logic device stops.
  • the CPU accesses the NAND-Flash in the normal order to continue reading the rest of the second boot boot.
  • step S13 and step S14 further include
  • Step S17 determining whether the system startup is successful
  • step S18 when the system startup is unsuccessful, the startup flag is modified, and the system is restarted to switch the booting.
  • the manner of determining whether the system startup is successful may be set according to actual needs.
  • Shorten the waiting time caused by the fault. Set the fast and slow timers respectively.
  • the first timer expires (shorter time) after the boot starts it is judged whether there is a fault in the startup. If there is a fault, flip it to Another boot starts; if there is no fault, when the second timer expires (longer time) after the boot starts, it is judged whether there is a fault. When the fault occurs, it flips to another boot.
  • the method further includes:
  • Step S19 when the system is successfully started, and the system has an update, downloading the image file and starting the boot;
  • Step S20 according to the downloaded startup boot update, the boot boot adopted by the non-current boot;
  • Step S21 when the update is successful, modify the startup flag and the boot physical address table to control the system to perform the next boot according to the updated boot boot; when the update fails, the boot flag is not modified and the boot boot is not performed. Physical address table.
  • the image file is downloaded and booting is started. After the download is completed, the image file update in the NAND-Flash memory is replaced with the downloaded image file, and the current non-boot boot is updated (the boot boot to be downloaded is stored in other blocks of the NAND-Flash memory) .
  • the logic device receives the instruction sent by the CPU, and modifies the boot flag and the boot physical address table according to the update information provided in the instruction of the CPU, so as to control the system to start according to the updated boot boot at the next startup. If the boot update is unsuccessful, the boot address and the boot physical address table are not modified.
  • the method further includes:
  • Step S22 determining whether the target physical address is an illegal startup address; if yes, executing step S13, otherwise performing step S23.
  • Step S23 sending a signal received by the logic device and the NAND-Flash interface connected to the CPU to the NAND-Flash memory, so that the CPU reads the preset non-boot related storage data.
  • the illegal boot address is a physical address that does not exist in the NAND-Flash memory, or the address does not store boot boot in the NAND-Flash memory. At this time, the address signal in the signal is not translated, and the signal is directly transmitted.
  • the embodiment of the present invention further provides a booting device for a memory.
  • the booting device of the memory includes:
  • the obtaining module 100 is configured to: when the system is started, acquire a preset startup flag and a physical address table for starting the booting;
  • the boot device of the memory is applied to boot control of an electronic product, and in particular, the system of the electronic product runs in a hardware environment including a processor (CPU), a logic device (FPGA or CPLD), and a NAND-Flash memory.
  • the preset boot flag and the bootable physical address table may be stored in a flash inside the logic device or in a non-volatile memory external to the logic device.
  • the booting boot includes a first boot boot (Boot1) and a second boot boot (Boot2) stored in the NAND-Flash memory, and the first boot boot stores the first block stored in the NAND-Flash memory (ie, block0). As the starting address, the second booting is stored in other blocks of the NAND-Flash memory.
  • the NAND-Flash memory is divided into three areas, two of which are Boot areas, and the spare Boots are stored, and the other is Partitions store image files (large version files) and other information.
  • the physical address table for starting booting is to start the address information in the NAND-Flash memory, and the physical address table may be only the address information corresponding to the second booting, or may include the address information corresponding to the first booting boot. Address information corresponding to the second boot guide.
  • the above startup flag is identification information for determining whether to boot with the first boot or the second boot.
  • the above CPU can access the startup flag and the physical address table in the internal Flash or the external nonvolatile memory of the logic device through the control interface, and simultaneously provide the NAND-Flash interface to the logic device.
  • the interface that the CPU accesses can be various types. For example, interfaces such as IIC, LOCAL-BUS, and SPI, the type of the specific interface depends on the CPU.
  • the first determining module 110 is configured to: obtain a target physical address corresponding to the startup flag according to the startup flag and a physical address table that initiates booting, and determine whether the target physical address is a physical address read by a CPU by default;
  • the physical address read by the CPU by default is generally block 0 of the NAND-Flash memory. According to the startup flag, whether the booting is started by the first boot boot or the booting by the second boot boot, according to the boot flag and the physical address of the boot boot. The table obtains the actual physical address corresponding to the boot boot that is determined to be started this time.
  • the first startup control module 120 is configured to: when the target physical address corresponding to the startup flag is a physical address read by the CPU by default, send the CPU to the NAND-Flash interface by using the logical device to include the target physical address. Sending a signal to the NAND-Flash memory, the NAND-Flash memory returns a first booting boot corresponding to the target physical address, and then starting according to the first booting boot;
  • the second startup control module 130 is configured to: when the target physical address corresponding to the startup flag is not the physical address read by the CPU, access to the NAND-Flash interface sent by the CPU through the logic device needs to be accessed.
  • the second signal of the address of the NAND-Flash memory is parsed, and then the second signal is translated according to the target physical address, and the translated second signal is sent to the NAND-Flash memory.
  • the NAND-Flash memory returns a second boot boot corresponding to the target physical address, and then starts according to the second boot boot.
  • the second startup control module 130 is configured to translate the second signal according to the target physical address, and send the translated second signal to the NAND flash memory.
  • the NAND-Flash memory returns a second boot boot corresponding to the target physical address, and then starts according to the second boot boot:
  • the NAND-Flash memory Replacing an address of the NAND-Flash memory to be accessed in the second signal with the target physical address, and transmitting a second signal after the replacement address to the NAND-Flash memory, the NAND-Flash memory Returning a second boot boot corresponding to the target physical address, and then starting according to the second boot boot.
  • the first boot is stored in the block 0 (as the start address) stored in the NAND-Flash memory
  • the second boot guides the block 1 stored in the NAND-Flash memory (as the start address; It is a legal, non-block0 block that can store Boots.
  • the signal of the interface between the logic device and the NAND-Flash connected to the CPU is directly forwarded to the NAND-Flash memory, thereby reading the first of the block 0 of the NAND-Flash memory.
  • Boot is started, and the CPU will boot according to the first boot boot.
  • the startup flag corresponds to the second booting
  • the signal sent by the CPU between the interface between the logic device and the NAND-Flash connected to the CPU is collected by the logic device, and the signal is parsed, and then according to the target physical address pair.
  • the address signal in the signal is translated, thereby transmitting the target physical address as the above address signal to the NAND-Flash memory, thereby reading the second boot boot in block 1.
  • the above image file will be loaded to complete the normal startup of the system.
  • the preset startup flag and the physical address table for starting the boot are obtained, so as to determine whether the target physical address corresponding to the startup flag is a physical address read by the CPU by default, thereby starting with the first
  • the boot is booted or booted with the second boot boot, thereby implementing the boot control of the NAND-Flash dual boot boot. Since the method based on NAND-Flash memory address translation is introduced into the boot device, the entire boot on the NAND-Flash can be upgraded without the need to additionally set the initial boot area, so that the initial boot area cannot be upgraded at the same time. The problem is to improve the stability and convenience of the system operation.
  • the device for starting the memory further includes:
  • the receiving module 140 is configured to: receive a stop translation instruction sent by the CPU when acquiring the first block of the second booting;
  • the second startup control module 130 is further configured to: send, according to the stop translation instruction, a second signal sent by the CPU to the NAND-Flash interface through the logic device to the NAND-Flash memory to continue reading The second booting is initiated according to the second booting.
  • the CPU when starting with the second booting, the CPU sends a stop translation instruction to the logic device after reading the first block that obtains the second booting, and the receiving module 140 of the logic device receives the After the translation command is stopped, the translation of the address signal will be stopped. Specifically, the CPU reads the first block in the boot code from the Boot area, and performs Boot boot. After reading and running, the logic device stops translating the address signal, and the CPU accesses the NAND-Flash in the normal order. Continue reading the rest of the second boot boot.
  • the device for starting the memory further includes:
  • the second determining module 150 is configured to: determine whether the system startup is successful;
  • the control module 160 is configured to: when the system startup is unsuccessful, modify the startup flag, and restart the system to switch the boot boot.
  • the manner of determining whether the system startup is successful may be set according to actual needs.
  • fast and slow timers are set respectively.
  • the first timer timing shorter time
  • the Boot starts it is judged whether there is a fault in the startup. If there is a fault, it is flipped. If another fault occurs, if the second timer expires (longer time) after the boot starts, it is judged whether there is a fault. When the fault occurs, it flips to another boot.
  • the device for starting the memory further includes:
  • the download module 170 is configured to: when the system starts successfully, and the system has an update, download the image file and start booting;
  • the processing module 180 is configured to: according to the downloaded boot boot update, use the boot boot that is not the current boot, that is, store the downloaded boot boot to the NAND-Flash memory. In the address area;
  • the modifying module 190 is configured to: when the update is successful, modify the startup flag and the boot physical address table to control the system to restart according to the updated boot boot; when the update fails, the boot flag is not modified and started.
  • the physical address table for the boot is configured to: when the update is successful, modify the startup flag and the boot physical address table to control the system to restart according to the updated boot boot; when the update fails, the boot flag is not modified and started.
  • the image file is downloaded and booting is started. After the download is completed, the image file update in the NAND-Flash memory is replaced with the downloaded image file, and the non-current boot boot is updated, and the boot boot that is to be downloaded is stored in the legal block of the NAND-Flash memory.
  • the logic device receives the instruction sent by the CPU, and modifies the boot flag and the boot physical address table according to the update information provided by the instruction of the CPU, so as to control the system to start according to the updated boot boot at the next startup. That is, after the startup flag is modified, the physical address corresponding to the modified startup flag is the physical address of the updated boot boot stored in the NAND-Flash memory. If it is unsuccessful, the boot address and the boot physical address table are not modified.
  • the device for starting the memory further includes:
  • the third determining module 200 is configured to: determine whether the target physical address is an illegal startup address
  • the first startup control module 120 is further configured to: when the target address is an illegal startup address, send a first signal sent by the CPU to the NAND-Flash interface through the logic device to be sent to the NAND-Flash memory, so that The CPU reads the preset non-boot related storage data.
  • the illegal boot address may be a physical address that does not exist in the NAND-Flash memory, or the address does not store boot boot in the NAND-Flash memory. At this time, the address signal in the signal is not translated, and the signal is directly transmitted.
  • the startup method and apparatus of the embodiments of the present invention may be applied to any dual boot boot memory, and may be applied to NAND-Flash memory, and may be applied to any other system that can implement the present invention. Narration.
  • the preset startup flag and the physical address table for starting the boot are obtained, so as to determine whether the target physical address corresponding to the startup flag is a physical address read by the CPU by default, thereby starting with the first
  • the boot is booted or booted with the second boot boot, thereby implementing the boot control of the NAND-Flash dual boot boot. Since the NAND-Flash memory-based address translation method is used to map the boot device, the entire boot of the NAND-Flash can be upgraded without the need to additionally set the initial boot area, thereby avoiding the initial boot area. The problem of being upgraded at the same time improves the stability and convenience of the system operation. Therefore, the present invention has strong industrial applicability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Stored Programmes (AREA)

Abstract

L'invention concerne un procédé de démarrage basé sur un démarrage double de Flash à NAND, comportant les étapes consistant: lors du démarrage d'un système, à acquérir un identifiant prédéfini de démarrage et la table d'adresses physiques du démarrage (S10); à acquérir une adresse physique de destination correspondant à l'identifiant de démarrage (S11); à déterminer si l'adresse physique de destination est une adresse physique lue par un CPU par défaut (S12); si oui, envoyer directement un signal reçu par un dispositif logique à une mémoire Flash à NAND (S13); sinon, analyser le signal d'adresse compris dans le signal reçu par le dispositif logique, traduire le signal d'adresse analysé d'après l'adresse physique de destination, et envoyer le signal traduit à la mémoire Flash à NAND (S14). L'invention concerne également un dispositif de démarrage de mémoire, réalisant ainsi la commande de démarrage pour un démarrage double de Flash à NAND, ce qui résout le problème de l'impossibilité de mettre à niveau simultanément des zones de démarrage initial, et améliore la stabilité et la commodité de l'exploitation d'un système.
PCT/CN2014/095687 2014-07-08 2014-12-30 Procédé et dispositif de démarrage de mémoire WO2015154538A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410323968.8 2014-07-08
CN201410323968.8A CN105320529A (zh) 2014-07-08 2014-07-08 基于NAND-Flash双启动引导的启动方法及装置

Publications (1)

Publication Number Publication Date
WO2015154538A1 true WO2015154538A1 (fr) 2015-10-15

Family

ID=54287267

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/095687 WO2015154538A1 (fr) 2014-07-08 2014-12-30 Procédé et dispositif de démarrage de mémoire

Country Status (2)

Country Link
CN (1) CN105320529A (fr)
WO (1) WO2015154538A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108459870A (zh) * 2018-02-07 2018-08-28 重庆通畅无忧信息技术有限公司 一种加气机升级方法及装置
CN111538670A (zh) * 2020-04-29 2020-08-14 烽火通信科技股份有限公司 一种U-Boot调试方法及系统
CN116610631A (zh) * 2023-07-21 2023-08-18 西安智多晶微电子有限公司 支持多片SPI Flash访问的FPGA启动配置方法

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107247642B (zh) * 2017-06-27 2020-12-25 青岛智动精工电子有限公司 用于系统开机时确定可执行映像文件的方法及装置
CN107368315A (zh) * 2017-07-20 2017-11-21 郑州云海信息技术有限公司 一种双硬盘双系统的启动方法及装置
CN110377345B (zh) * 2019-06-27 2022-08-02 苏州浪潮智能科技有限公司 系统启动文件的处理方法及装置
CN111338702B (zh) * 2020-02-27 2022-04-26 珠海亿智电子科技有限公司 一种基于片外nor-flash的SOC系统引导方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050005192A1 (en) * 2003-06-03 2005-01-06 Shun-I Hsu System and method for manual fail-safe bootstrap based on a single flash ROM
CN1725179A (zh) * 2005-05-19 2006-01-25 杭州华为三康技术有限公司 系统安全启动的方法及其装置
CN101178661A (zh) * 2007-12-14 2008-05-14 华为技术有限公司 Flash集成bootrom的实现方法和装置
CN102135927A (zh) * 2011-04-29 2011-07-27 杭州华三通信技术有限公司 一种基于nand flash的系统引导方法和装置
CN102662749A (zh) * 2012-03-23 2012-09-12 中兴通讯股份有限公司 一种双Boot切换的实现方法及装置
CN103116511A (zh) * 2013-01-29 2013-05-22 烽火通信科技股份有限公司 基于单个flash存储芯片的双启动方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110320794A1 (en) * 2010-06-28 2011-12-29 Chung-Jen Yang Flash System And Method For Updating The Flash System
CN102023908B (zh) * 2010-12-03 2015-06-03 中兴通讯股份有限公司 一种引导程序备份方法及装置
US8726087B2 (en) * 2011-03-18 2014-05-13 Denso International America, Inc. System and method for curing a read inability state in a memory device
CN103853608A (zh) * 2012-12-04 2014-06-11 天津中兴软件有限责任公司 一种双Boot切换的实现方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050005192A1 (en) * 2003-06-03 2005-01-06 Shun-I Hsu System and method for manual fail-safe bootstrap based on a single flash ROM
CN1725179A (zh) * 2005-05-19 2006-01-25 杭州华为三康技术有限公司 系统安全启动的方法及其装置
CN101178661A (zh) * 2007-12-14 2008-05-14 华为技术有限公司 Flash集成bootrom的实现方法和装置
CN102135927A (zh) * 2011-04-29 2011-07-27 杭州华三通信技术有限公司 一种基于nand flash的系统引导方法和装置
CN102662749A (zh) * 2012-03-23 2012-09-12 中兴通讯股份有限公司 一种双Boot切换的实现方法及装置
CN103116511A (zh) * 2013-01-29 2013-05-22 烽火通信科技股份有限公司 基于单个flash存储芯片的双启动方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108459870A (zh) * 2018-02-07 2018-08-28 重庆通畅无忧信息技术有限公司 一种加气机升级方法及装置
CN111538670A (zh) * 2020-04-29 2020-08-14 烽火通信科技股份有限公司 一种U-Boot调试方法及系统
CN116610631A (zh) * 2023-07-21 2023-08-18 西安智多晶微电子有限公司 支持多片SPI Flash访问的FPGA启动配置方法
CN116610631B (zh) * 2023-07-21 2023-09-26 西安智多晶微电子有限公司 支持多片SPI Flash访问的FPGA启动配置方法

Also Published As

Publication number Publication date
CN105320529A (zh) 2016-02-10

Similar Documents

Publication Publication Date Title
WO2015154538A1 (fr) Procédé et dispositif de démarrage de mémoire
WO2022007656A1 (fr) Procédé et appareil de mise à jour de logiciel chargeur d'amorçage, contrôleur intégré et support de stockage
US9329959B2 (en) Device and method for performing regression testing on bios boot information
CN103365696B (zh) Bios镜像文件获取方法及装置
KR20140125878A (ko) 시스템 변경 후 컴퓨팅 장치의 적절한 동작을 확인하는 방법 및 시스템
WO2016206514A1 (fr) Procédé et dispositif de traitement de démarrage
WO2018024198A1 (fr) Procédé de mise à niveau d'application utilisé dans un boîtier décodeur, système et boîtier décodeur
US9411605B2 (en) Device-less and system agnostic unified extensible firmware interface (UEFI) driver
WO2017000567A1 (fr) Procédé et dispositif de mise à niveau de mémoire morte d'amorçage
CN110874237A (zh) 软件升级方法、装置、终端以及可读存储介质
WO2012071852A1 (fr) Procédé et dispositif pour mettre à niveau un programme d'amorçage
CN113626059B (zh) 系统升级方法、摄像机及计算机可读存储介质
US9367482B2 (en) Systems and methods to extend ROM functionality
CN107632892B (zh) 一种参数传递的方法和装置
US11048521B2 (en) Resilient upgradable boot loader with power reset
CN110286953B (zh) 嵌入式系统的启动方法、装置、嵌入式设备及存储介质
WO2021012170A1 (fr) Procédé et dispositif d'amorçage de micrologiciel, et support d'informations lisible par ordinateur
CN102298531B (zh) 在嵌入式系统中对闪存文件系统进行升级的方法
WO2017121077A1 (fr) Procédé et dispositif de permutation de deux fichiers d'amorçage
CN116954674A (zh) eMMC固件升级方法、固件升级设备和存储装置
CN116880877A (zh) 虚拟机增强工具升级方法、装置、计算机设备和存储介质
US9495146B2 (en) Host and method of upgrading connection manager of dongles
US20190146804A1 (en) Method for synchronization of system management data
KR101420026B1 (ko) 부팅 프로세스 중에 파일들을 로딩하기 위한 방법, 장치 및 컴퓨터 판독가능 저장 매체
CN112667444A (zh) 一种系统升级方法、存储介质及终端设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14889027

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14889027

Country of ref document: EP

Kind code of ref document: A1