WO2015133321A1 - Dispositif et procédé de traitement de données - Google Patents
Dispositif et procédé de traitement de données Download PDFInfo
- Publication number
- WO2015133321A1 WO2015133321A1 PCT/JP2015/055138 JP2015055138W WO2015133321A1 WO 2015133321 A1 WO2015133321 A1 WO 2015133321A1 JP 2015055138 W JP2015055138 W JP 2015055138W WO 2015133321 A1 WO2015133321 A1 WO 2015133321A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- matrix
- ldpc code
- bit
- parity check
- code
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/033—Theoretical methods to calculate these checking codes
- H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
Definitions
- the present technology relates to a data processing device and a data processing method, and in particular, a data processing device and a data processing method that can ensure good communication quality, for example, in data transmission using an LDPC code. About.
- LDPC Low Density Parity Check
- LDPC codes have been found to have performance close to the Shannon limit as the code length is increased, as is the case with turbo codes and the like.
- the LDPC code has the property that the minimum distance is proportional to the code length, its characteristic is that the block error probability characteristic is good, and furthermore, the so-called error floor phenomenon observed in the decoding characteristic such as turbo code is observed.
- An advantage is that it hardly occurs.
- DVB-S.2 ETSI EN 302 307 V1.2.1 (2009-08)
- the LDPC code is used as a symbol of quadrature modulation (digital modulation) such as QPSK (Quadrature Phase Shift Keying), and the symbol is used as a signal point for quadrature modulation. Mapped and sent.
- quadrature modulation digital modulation
- QPSK Quadrature Phase Shift Keying
- the present technology has been made in view of such a situation, and is intended to ensure good communication quality in data transmission using an LDPC code.
- the first data processing apparatus / method of the present technology includes an encoding unit / step that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 5/15
- a mapping unit / step for mapping to any of the above, and in the group-wise interleaving, the bit group 0 to the 64800-bit LDPC code is defined as a bit group i with the i + 1-th bit group from the head of the LDPC code as the bit group i.
- the arrangement of 179 is converted into bit groups 103, 138, 168, 82, 116, 45, 178, 28, 160, 2, 129, 148, 150, 23, 54, 106, 24, 78, 49, 87, 145, 179.
- the matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table that represents the position of one element of the A matrix and the C matrix every 360 columns, 221 1011 1218 4299 7143 8728 11072 15533 17356 33909 36833 360 1210 1375 2313 3493 16822 21373 23588 23656 26267 34098 544 1347 1433 2457 9186 10945 13583 14858 19195 34606 37441 37 596 715 4134 8091 12106 24307 24658 34108 40591 42883 235 398 1204 2075 6742 11670 13512 23231 24784 27915 34752 204 873 890 13550 16570
- LDPC coding is performed based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and a coding rate r of 5/15
- the LDPC Group-wise interleaving is performed to interleave codes in 360-bit bit group units, and the LDPC codes are mapped to any one of 256 signal points defined by a modulation scheme in 8-bit units.
- the bit group 0 to 179 of the 64800-bit LDPC code is represented by bit groups 103, 138, 168, i + 1-th bit group from the head of the LDPC code as a bit group i.
- the parity check matrix initial value table is a table that represents the position of one element of the A matrix and C matrix every 360 columns, 221 1011 1218 4299 7143 8728 11072 15533 17356 33909 36833 360 1210 1375 2313 3493 16822 21373 23588 23656 26267 34098 544 1347 1433 2457 9186 10945 13583 14858 19195 34606 37441 37 596 715 4134 8091 12106 24307 24658 34 34
- a second data processing apparatus / method of the present technology includes an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 5/15, Group-wise interleaving unit that performs group-wise interleaving for interleaving LDPC codes in 360-bit bit group units, and mapping the LDPC codes to any one of 256 signal points defined by modulation schemes in 8-bit units
- the i + 1-th bit group from the head of the LDPC code is defined as a bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged in bits.
- the matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table that represents the position of one element of the A matrix and the C matrix every 360 columns, 221 1011 1218 4299 7143 8728 11072 15533 17356 33909 36833 360 1210 1375 2313 3493 16822 21373 23588 23656 26267 34098 544 1347 1433 2457 9186 10945 13583 14858 19195 34606 37441 37 596 715 4134 8091 12106 24307 24658 34108 40591 42883 235 398 1204 2075 6742 11670 13512 23231 24784 27915 34752 204 873 890 13550 16570
- an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 5/15;
- a group-wise interleaving unit that performs group-wise interleaving to interleave the LDPC code in 360-bit bit groups; and the LDPC code in any one of 256 signal points defined by a modulation scheme in units of 8 bits.
- the i + 1-th bit group from the head of the LDPC code is defined as bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged.
- the matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table that represents the position of one element of the A matrix and the C matrix every 360 columns, 221 1011 1218 4299 7143 8728 11072 15533 17356 33909 36833 360 1210 1375 2313 3493 16822 21373 23588 23656 26267 34098 544 1347 1433 2457 9186 10945 13583 14858 19195 34606 37441 37 596 715 4134 8091 12106 24307 24658 34108 40591 42883 235 398 1204 2075 6742 11670 13512 23231 24784 27915 34752 204 873 890 13550 16570
- a third data processing apparatus / method of the present technology includes an encoding unit / step that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 7/15, A groupwise interleaving unit / step for performing groupwise interleaving for interleaving the LDPC code in 360-bit bit group units, and the LDPC code in 256-bit signal points defined by a modulation scheme in 8-bit units.
- a mapping unit / step for mapping to any of the above, and in the group-wise interleaving, the bit group 0 to the 64800-bit LDPC code is defined as a bit group i with the i + 1-th bit group from the head of the LDPC code as the bit group i.
- the sequence of 179 is converted into bit groups 104, 120, 47, 136, 116, 109, 22, 20, 117, 61, 52, 108, 86, 99, 76, 90, 37, 58, 36, 138, 95, 130.
- LDPC coding is performed based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and a coding rate r of 7/15, and the LDPC Group-wise interleaving is performed to interleave codes in 360-bit bit group units, and the LDPC codes are mapped to any one of 256 signal points defined by a modulation scheme in 8-bit units.
- bit group i the bit groups 0 to 179 of the 64800-bit LDPC code are arranged in bit groups 104, 120, 47, 136, 116, 109, 22, 20, 117, 61, 52, 108, 86, 99, 76, 90, 37, 58, 36, 138, 95, 130, 177, 93, 56, 33, 24, 82, 0, 67, 83, 46, 79, 70, 154, 18, 75, 43, 49, 63, 162, 16, 167, 80, 125, 1, 123, 107, 9, 45, 53, 15, 38, 23, 57, 141, 4, 178, 165, 113, 21, 105, 11, 124, 126, 77, 146, 29, 131, 27, 176, 40, 74, 91, 140, 64, 73, 44, 129, 157, 172, 51, 10, 128, 119
- the parity check matrix initial value table is a table that represents the position of one element of the A matrix and C matrix every 360 columns, 460 792 1007 4580 11452 13130 26882 27020 32439 35 472 1056 7154 12700 13326 13414 16828 19102 45 440 772 4854 7863 26945 27684 28651 31875 744 812 892 1509 9018 12925 14140 21357 25106 271 474 761 4268 6706 9609 19701
- a fourth data processing device / method of the present technology includes an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 7/15, Group-wise interleaving unit that performs group-wise interleaving for interleaving LDPC codes in 360-bit bit group units, and mapping the LDPC codes to any one of 256 signal points defined by modulation schemes in 8-bit units
- the i + 1-th bit group from the head of the LDPC code is defined as a bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged in bits.
- an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 7/15;
- a group-wise interleaving unit that performs group-wise interleaving to interleave the LDPC code in 360-bit bit groups; and the LDPC code in any one of 256 signal points defined by a modulation scheme in units of 8 bits.
- the i + 1-th bit group from the head of the LDPC code is defined as bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged.
- Bit group 104 120, 47, 136, 116, 109, 22, 20, 117, 61, 52, 108, 86, 99, 76, 90, 37, 58, 36, 138, 95, 130, 177, 93 , 56, 33, 24, 82, 0 67, 83, 46, 79, 70, 154, 18, 75, 43, 49, 63, 162, 16, 167, 80, 125, 1, 123, 107, 9, 45, 53, 15, 38, 23, 57, 141, 4, 178, 165, 113, 21, 105, 11, 124, 126, 77, 146, 29, 131, 27, 176, 40, 74, 91, 140, 64, 73, 44, 129, 157, 172, 51, 10, 128, 119, 163, 103, 28, 85, 156, 78, 6, 8, 173, 160, 106, 31, 54, 122, 25, 139, 68, 150, 164, 87,135,97,166,42,169
- a fifth data processing device / method of the present technology includes an encoding unit / step that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 9/15.
- a mapping unit / step for mapping to any of the above, and in the group-wise interleaving, the bit group 0 to the 64800-bit LDPC code is defined as a bit group i with the i + 1-th bit group from the head of the LDPC code as the bit group i.
- LDPC encoding is performed based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 9/15, and the LDPC Group-wise interleaving is performed to interleave codes in 360-bit bit group units, and the LDPC codes are mapped to any one of 256 signal points defined by a modulation scheme in 8-bit units.
- an i + 1-th bit group from the head of the LDPC code is defined as a bit group i
- the bit groups 0 to 179 of the 64800-bit LDPC code are arranged in bit groups 40, 159, 100, 14, 88, 75, 53, 24, 157, 84, 23, 77, 140, 145, 32, 28, 112, 39, 76, 50, 93, 27, 107, 25, 152, 101, 127, 5, 129, 71, 9, 21, 96, 73, 35, 106, 158, 49, 136, 30, 137, 115, 139, 48, 167, 85, 74, 72, 7, 110, 161, 41, 170, 147, 82, 128, 149, 33, 8, 120, 47, 68, 58, 67, 87, 155, 11, 18, 103, 151, 29, 36, 83, 135, 79, 150, 97, 54, 70,138,156,31,121,34,20,130
- the LDPC code includes information bits and parity bits
- the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits
- the information matrix portion is a parity check matrix initial value.
- the parity check matrix initial value table is a table that represents the position of one element of the information matrix part for every 360 columns, 218 592 1116 2229 2989 3217 3922 4338 5063 7196 8516 9168 10774 12013 12355 12485 13238 13315 13365 15102 16325 16379 17222 17866 19091 21096 21677 22183 22884 23023 23059 23295 23694 24888 25755 142 556 754 1359 1813 2861 3733 4015 4103 4137 4590 5431 7423 8429 9924 10043 11764 12672 13476 14250 15182 15575 15835 16093 16893 17014 17993 18328 19778 20782 22151 22347
- a sixth data processing apparatus / method of the present technology includes an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 9/15, Group-wise interleaving unit that performs group-wise interleaving for interleaving LDPC codes in 360-bit bit group units, and mapping the LDPC codes to any one of 256 signal points defined by modulation schemes in 8-bit units
- the i + 1-th bit group from the head of the LDPC code is defined as a bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged in bits.
- an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 64,800 bits and an encoding rate r of 9/15;
- a group-wise interleaving unit that performs group-wise interleaving to interleave the LDPC code in 360-bit bit groups; and the LDPC code in any one of 256 signal points defined by a modulation scheme in units of 8 bits.
- the i + 1-th bit group from the head of the LDPC code is defined as bit group i, and the bit groups 0 to 179 of the 64800-bit LDPC code are arranged.
- Bit group 40 Bit group 40,159,100,14,88,75,53,24,157,84,23,77,140,145,32,28,112,39,76,50,93,27,107,25 , 152, 101, 127, 5, 129 , 71,9,21,96,73,35,106,158,49,136,30,137,115,139,48,167,85,74,72,7,110,161,41,170,147 , 82, 128, 149, 33, 8, 120, 47, 68, 58, 67, 87, 155, 11, 18, 103, 151, 29, 36, 83, 135, 79, 150, 97, 54, 70 , 138,156,31,121,34,20,130,61,57,2,166,117,15,6,165,118,98,116,131,109,62,126,175,22,111 , 164, 16, 133, 102, 55, 105, 64, 177, 78, 37,
- the data processing apparatus may be an independent apparatus or an internal block constituting one apparatus.
- FIG. 3 is a block diagram illustrating a configuration example of a transmission device 11.
- FIG. 3 is a block diagram illustrating a configuration example of a bit interleaver 116.
- FIG. 12 is a flowchart illustrating an example of processing performed by a bit interleaver 116 and a mapper 117.
- 3 is a block diagram illustrating a configuration example of an LDPC encoder 115.
- FIG. 5 is a flowchart illustrating an example of processing of an LDPC encoder 115.
- Fig. 38 is a diagram illustrating an example of a parity check matrix initial value table with the code rate 1/4 and the code length 16200. It is a figure explaining the method of calculating
- FIG. It is a figure which shows the example of a check matrix initial value table. It is a figure which shows the example of the Tanner graph of the ensemble of a degree sequence that column weight is 3 and row weight is 6.
- FIG. It is a figure which shows the example of the Tanner graph of a multi-edge type ensemble. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure explaining a check matrix. It is a figure which shows the example of the constellation in case a modulation system is 16QAM.
- FIG. 6 is a diagram illustrating a relationship between a symbol y and a complex real part Re (z q ) and an imaginary part Im (z q ) as coordinates of a signal point z q of a 1D NUC corresponding to the symbol y.
- FIG. 3 is a block diagram illustrating a configuration example of a block interleaver 25.
- FIG. It is a figure which shows the example of the column number C of parts 1 and 2 and part column length R1 and R2 with respect to the combination of code length N and a modulation system. It is a figure explaining the block interleaving performed with the block interleaver 25.
- FIG. It is a figure explaining the groupwise interleaving performed in the groupwise interleaver 24.
- FIG. It is a figure which shows the 1st example of GW pattern with respect to the LDPC code whose code length N is 64k bit. It is a figure which shows the 2nd example of GW pattern with respect to the LDPC code whose code length N is 64k bit.
- FIG. 3 is a block diagram illustrating a configuration example of a receiving device 12.
- FIG. It is a block diagram which shows the structural example of the bit deinterleaver 165.
- FIG. 10 is a flowchart illustrating an example of processing performed by a demapper 164, a bit deinterleaver 165, and an LDPC decoder 166. It is a figure which shows the example of the check matrix of a LDPC code. It is a figure which shows the example of the matrix (conversion test matrix) which performed row substitution and column substitution to the check matrix. It is a figure which shows the example of the conversion test matrix divided
- FIG. 3 is a block diagram illustrating a configuration example of an LDPC decoder 166.
- FIG. 3 is a block diagram illustrating a configuration example of a block deinterleaver 54.
- FIG. It is a block diagram which shows the other structural example of the bit deinterleaver 165.
- FIG. It is a block diagram which shows the 1st structural example of the receiving system which can apply the receiving device.
- It is a block diagram which shows the 3rd structural example of the receiving system which can apply the receiving device.
- FIG. 18 is a block diagram illustrating a configuration example of an embodiment of a computer to which the present technology is applied.
- LDPC code is a linear code and does not necessarily need to be binary, but here it will be described as being binary.
- LDPC code is characterized by the fact that the parity check matrix that defines the LDPC code is sparse.
- a sparse matrix is a matrix in which the number of “1” s in the matrix is very small (a matrix in which most elements are 0).
- FIG. 1 is a diagram illustrating an example of a parity check matrix H of an LDPC code.
- the weight of each column (column weight) (the number of “1”) (weight) is “3”, and the weight of each row (row weight) is “6”. .
- a generator matrix G is generated based on the check matrix H, and the generator matrix G is multiplied by binary information bits to generate a codeword (LDPC code). ) Is generated.
- the generator matrix G is a K ⁇ N matrix
- the encoding device multiplies the generator matrix G by a bit string (vector u) of information bits made up of K bits to generate a code made up of N bits.
- Generate the word c ( uG).
- the code word (LDPC code) generated by this encoding device is received on the receiving side via a predetermined communication path.
- LDPC code decoding is an algorithm proposed by Gallager called probabilistic decoding (Probabilistic Decoding), consisting of variable nodes (also called message nodes) and check nodes (check nodes). This can be done by a message passing algorithm based on belief propagation on a so-called Tanner graph.
- the variable node and the check node are also simply referred to as nodes as appropriate.
- FIG. 2 is a flowchart showing a procedure for decoding an LDPC code.
- a real value (reception LLR) expressing the “0” likelihood of the value of the i-th code bit of the LDPC code (1 codeword) received on the receiving side as a log likelihood ratio as appropriate. ) Is also referred to as a received value u 0i . Further, a message output from the check node is u j and a message output from the variable node is v i .
- step S11 the LDPC code is received, the message (check node message) u j is initialized to “0”, and the counter of the iterative process is used.
- the variable k taking the integer of is initialized to “0”, and the process proceeds to step S12.
- step S12 a message (variable node message) v i is obtained by performing the calculation (variable node calculation) shown in Expression (1) based on the received value u 0i obtained by receiving the LDPC code.
- the message u j is obtained by performing the calculation (check node calculation) shown in Expression (2).
- Equation (1) and Equation (2) can be arbitrarily selected to indicate the number of “1” s in the vertical direction (column) and horizontal direction (row) of the parity check matrix H, respectively.
- variable node calculation of Expression (1) the message input from the edge (line connecting the variable node and the check node) to which the message is to be output, respectively.
- the computation range is 1 to d v -1 or 1 to d c -1.
- the check node calculation of equation (2) actually creates a table of function R (v 1 , v 2 ) shown in equation (3) defined by one output for two inputs v 1 and v 2 in advance. In addition, this is performed by using it continuously (recursively) as shown in Equation (4).
- step S12 the variable k is further incremented by “1”, and the process proceeds to step S13.
- step S13 it is determined whether or not the variable k is larger than a predetermined iterative decoding count C. If it is determined in step S13 that the variable k is not greater than C, the process returns to step S12, and thereafter the same processing is repeated.
- step S13 determines whether the variable k is larger than C. If it is determined in step S13 that the variable k is larger than C, the process proceeds to step S14, and a message v i as a decoding result to be finally output is obtained by performing the calculation shown in equation (5). And the LDPC code decoding process ends.
- equation (5) is performed using messages u j from all branches connected to the variable node.
- FIG. 3 is a diagram illustrating an example of a parity check matrix H of a (3, 6) LDPC code (coding rate 1/2, code length 12).
- the column weight is 3 and the row weight is 6, as in FIG.
- FIG. 4 is a diagram showing a Tanner graph of the check matrix H in FIG.
- a plus “+” represents a check node
- Check nodes and variable nodes correspond to the rows and columns of the parity check matrix H, respectively.
- the connection between the check node and the variable node is an edge, and corresponds to “1” of the check matrix element.
- the branch represents that the sign bit corresponding to the variable node has a constraint condition corresponding to the check node.
- FIG. 5 is a diagram showing variable node calculation performed in the variable node.
- the message v i corresponding to the branch to be calculated is the variable node of the formula (1) using the messages u 1 and u 2 from the remaining branches connected to the variable node and the received value u 0i. It is obtained by calculation. Messages corresponding to other branches are obtained in the same manner.
- FIG. 6 is a diagram showing a check node calculation performed in the check node.
- sign (x) is 1 when x ⁇ 0, and ⁇ 1 when x ⁇ 0.
- Equation (6) can be transformed into Equation (7).
- the message u j corresponding to the branch to be calculated is the messages v 1 , v 2 , v 3 , v 4 , v from the remaining branches connected to the check node. It is obtained by the check node calculation of Equation (7) using 5 . Messages corresponding to other branches are obtained in the same manner.
- ⁇ (x) and ⁇ ⁇ 1 (x) are mounted on hardware, they may be mounted using a LUT (Look Up Table), but both are the same LUT.
- FIG. 7 shows a transmission system to which the present technology is applied (a system is a logical collection of a plurality of devices, regardless of whether or not each component device is in the same housing). It is a figure which shows the structural example of embodiment.
- the transmission system includes a transmission device 11 and a reception device 12.
- the transmission device 11 transmits (broadcasts) (transmits) a television broadcast program, for example. That is, the transmission device 11 encodes target data to be transmitted, such as image data and audio data as a program, into an LDPC code, for example, a satellite line, a terrestrial wave, a cable (wired line), or the like. It transmits via the communication path 13.
- target data to be transmitted such as image data and audio data as a program
- an LDPC code for example, a satellite line, a terrestrial wave, a cable (wired line), or the like. It transmits via the communication path 13.
- the receiving device 12 receives the LDPC code transmitted from the transmitting device 11 via the communication path 13, decodes it into the target data, and outputs it.
- the LDPC code used in the transmission system of FIG. 7 exhibits extremely high capability in an AWGN (Additive White Gaussian Noise) channel.
- AWGN Additional White Gaussian Noise
- a burst error or erasure may occur in the communication path 13.
- D / U Desired to Undesired Ratio
- Desired main path power
- a burst error may occur due to the state of the wiring from the receiving unit (not shown) such as an antenna that receives a signal from the transmitting device 11 to the receiving device 12 on the receiving device 12 side or the instability of the power supply of the receiving device 12. May occur.
- the code bit of the LDPC code (the received value u 0i ) Since the variable node calculation of Expression (1) involving addition is performed, if an error occurs in the sign bit used for the variable node calculation, the accuracy of the required message is lowered.
- the check node performs the check node calculation of Expression (7) using the message obtained by the variable node connected to the check node, so that a plurality of connected variable nodes ( When the number of check nodes in which the error (including erasure) of the code bits of the LDPC code corresponding to) simultaneously increases, the decoding performance deteriorates.
- the check node sends a message with an equal probability of a probability of 0 and a probability of 1 to all the variable nodes. return.
- a check node that returns an equiprobable message does not contribute to one decoding process (one set of variable node calculation and check node calculation), and as a result, requires a large number of repetitions of the decoding process. As a result, the decoding performance deteriorates, and the power consumption of the receiving apparatus 12 that decodes the LDPC code increases.
- FIG. 8 is a block diagram illustrating a configuration example of the transmission device 11 of FIG.
- one or more input streams (Input Streams) as target data are supplied to a Mode Adaptation / Multiplexer 111.
- the mode adaptation / multiplexer 111 performs processing such as mode selection and multiplexing of one or more input streams supplied thereto as necessary, and supplies the resulting data to a padder 112. .
- the padder 112 performs necessary zero padding (Null insertion) on the data from the mode adaptation / multiplexer 111 and supplies the resulting data to the BB scrambler 113.
- the BB scrambler 113 subjects the data from the padder 112 to BB scramble (Base-Band Scrambling), and supplies the resulting data to a BCH encoder (BCH encoder) 114.
- BCH encoder BCH encoder
- the BCH encoder 114 BCH-encodes the data from the BB scrambler 113, and supplies the resulting data to an LDPC encoder 115 as LDPC target data that is an LDPC encoding target.
- the LDPC encoder 115 performs LDPC coding on the LDPC target data from the BCH encoder 114, for example, according to a parity check matrix that is a portion corresponding to the parity bit of the LDPC code, and a parity matrix having a dual (diagonal) structure. To output an LDPC code having LDPC target data as information bits.
- the LDPC encoder 115 sets the LDPC target data to the LDPC (corresponding to the check matrix) defined in a predetermined standard such as DVB-S.2, DVB-T.2, or DVB-C.2. Code, LDPC encoding to be used in ATSC 3.0 (corresponding to the parity check matrix) and the like, and LDPC code obtained as a result is output.
- the LDPC code defined in the DVB-T.2 standard and the LDPC code to be adopted in ATSC 3.0 are IRA (Irregular Repeat Accumulate) codes
- the parity matrix in the parity check matrix of the LDPC code is It has a staircase structure. The parity matrix and the staircase structure will be described later.
- IRA codes for example, “Irregular Repeat-Accumulate Codes,” H. Jin, A. Khandekar, and R. J. McEliece, in Proceedings of 2nd International Symposium on Turbo codes and Related Topics-8 , Sept. 2000.
- the LDPC code output from the LDPC encoder 115 is supplied to a bit interleaver 116.
- the bit interleaver 116 performs bit interleaving described later on the LDPC code from the LDPC encoder 115 and supplies the LDPC code after the bit interleaving to the mapper 117.
- the mapper 117 maps the LDPC code from the bit interleaver 116 to a signal point representing one symbol of orthogonal modulation in units of one or more code bits (symbol unit) of the LDPC code and performs orthogonal modulation (multiple modulation). Value modulation).
- the mapper 117 converts the LDPC code from the bit interleaver 116 into an IQ plane (IQ constellation) defined by an I axis representing an I component in phase with the carrier and a Q axis representing a Q component orthogonal to the carrier.
- the quadrature modulation is performed by mapping to signal points determined by the modulation method for performing the quadrature modulation of the LDPC code.
- the mapper 117 uses the bit interleaver 116. Are mapped to signal points representing symbols out of 2 m signal points in symbol units.
- a modulation method of orthogonal modulation performed by the mapper 117 for example, a modulation method defined in the DVB-T.2 standard, a modulation method to be adopted in ATSC 3.0, other modulation methods, For example, BPSK (Binary Phase Shift Keying), QPSK (Quadrature Phase Shift Keying), 8PSK (Phase-Shift Keying), 16APSK (Amplitude Phase Shift Keying), 32APSK, 16QAM (Quadrature Amplitude Modulation), 16QAM, 64QAM , 256QAM, 1024QAM, 4096QAM, 4PAM (Pulse Amplitude Modulation), etc.
- BPSK Binary Phase Shift Keying
- QPSK Quadadrature Phase Shift Keying
- 8PSK Phase-Shift Keying
- 16APSK Amplitude Phase Shift Keying
- 32APSK 16QAM (Quadrature Amplitude Modulation)
- 16QAM 64QAM
- Data obtained by processing in the mapper 117 (mapping result obtained by mapping symbols to signal points) is supplied to a time interleaver 118.
- the time interleaver 118 performs time interleaving (interleaving in the time direction) on the data from the mapper 117 in units of symbols, and the resulting data is converted into SISO / MISO encoders (SISO / MISO (Single / Input / Single / Output / Multiple). Input Single Output) encoder) 119.
- SISO / MISO encoders SISO / MISO encoders
- the SISO / MISO encoder 119 performs space-time coding on the data from the time interleaver 118 and supplies it to a frequency interleaver 120.
- the frequency interleaver 120 performs frequency interleaving (interleaving in the frequency direction) on a symbol-by-symbol basis for the data from the SISO / MISO encoder 119 and supplies the data to a frame builder / resource allocation unit (Frame Builder & Resource Allocation) 131.
- a frame builder / resource allocation unit Fre Builder & Resource Allocation
- the BCH encoder 121 is supplied with control data (signalling) for transmission control such as BB signaling (Base Band Signaling) (BB Header).
- BB signaling Basic Band Signaling
- the BCH encoder 121 performs BCH encoding on the control data supplied thereto in the same manner as the BCH encoder 114, and supplies the resulting data to the LDPC encoder 122.
- the LDPC encoder 122 performs LDPC encoding on the data from the BCH encoder 121 as LDPC target data in the same manner as the LDPC encoder 115, and supplies the resulting LDPC code to the mapper 123.
- the mapper 123 maps the LDPC code from the LDPC encoder 122 to a signal point that represents one symbol of orthogonal modulation in units of one or more code bits (symbol unit) of the LDPC code. Then, quadrature modulation is performed, and data obtained as a result is supplied to the frequency interleaver 124.
- the frequency interleaver 124 performs frequency interleaving on the data from the mapper 123 in units of symbols and supplies the data to the frame builder / resource allocation unit 131.
- the frame builder / resource allocation unit 131 inserts pilot symbols at necessary positions of the data (symbols) from the frequency interleavers 120 and 124, and from the resulting data (symbols), a predetermined number
- a frame composed of a number of symbols for example, a PL (Physical Layer) frame, a T2 frame, a C2 frame, etc.
- OFDM generation OFDM generation
- the OFDM generation unit 132 generates an OFDM signal corresponding to the frame from the frame from the frame builder / resource allocation unit 131, and transmits the OFDM signal via the communication path 13 (FIG. 7).
- the transmission apparatus 11 is configured without providing some of the blocks illustrated in FIG. 8 such as the time interleaver 118, the SISO / MISO encoder 119, the frequency interleaver 120, and the frequency interleaver 124, for example. Can do.
- FIG. 9 is a block diagram illustrating a configuration example of the bit interleaver 116 of FIG.
- the bit interleaver 116 has a function of interleaving data, and includes a parity interleaver 23, a group-wise interleaver 24, and a block interleaver 25.
- the parity interleaver 23 performs parity interleaving for interleaving the parity bits of the LDPC code from the LDPC encoder 115 to the positions of other parity bits, and supplies the LDPC code after the parity interleaving to the group-wise interleaver 24.
- the groupwise interleaver 24 performs groupwise interleaving on the LDPC code from the parity interleaver 23, and supplies the LDPC code after the groupwise interleaving to the block interleaver 25.
- an LDPC code for one code is partitioned from the beginning into 360-bit units equal to a unit size P described later, and the one-part 360 bits are used as a bit group to generate a parity interleaver 23.
- bit group units are interleaved in bit group units.
- the error rate can be improved compared to when not performing groupwise interleaving, and as a result, good communication quality can be ensured in data transmission.
- the block interleaver 25 performs block interleaving for demultiplexing the LDPC code from the group-wise interleaver 24, so that, for example, an LDPC code for one code is converted into an m-bit symbol that is a unit of mapping. And supplied to the mapper 117 (FIG. 8).
- a column as a storage area for storing a predetermined number of bits in the column (vertical) direction is equal to the number m of symbol bits in the row (horizontal) direction.
- LDPC codes from the group-wise interleaver 24 are written in the column direction and read out in the row direction, for example, so that an LDPC code for one code is converted into an m-bit symbol.
- FIG. 10 is a diagram illustrating an example of a parity check matrix H used for LDPC encoding by the LDPC encoder 115 of FIG.
- LDGM Low-Density Generation Matrix
- the number of information bits and the number of parity bits in the code bits of one LDPC code are referred to as an information length K and a parity length M, respectively, and one (1
- the information length K and the parity length M for an LDPC code having a certain code length N are determined by the coding rate.
- the parity check matrix H is a matrix with M ⁇ N rows ⁇ columns (a matrix with M rows and N columns). Then, the information matrix H A, becomes the matrix of M ⁇ K, the parity matrix H T is a matrix of M ⁇ M.
- Figure 11 is a diagram showing an example of a parity matrix H T of the parity check matrix H used in LDPC encoding by the LDPC encoder 115 of FIG.
- Parity matrix H T of the parity check matrix H used in LDPC encoding by the LDPC encoder 115 is, for example, becomes similar to the parity matrix H T of the parity check matrix H of an LDPC code prescribed in standards such as DVB-T.2 ing.
- DVB-T.2 like parity matrix H T of the parity check matrix H of an LDPC code of which is specified in the Standard, as shown in FIG. 11, first element is, so to speak a matrix of step structure arranged stepwise (lower bidiagonal matrix).
- the row weight of the parity matrix H T is 1 for the first row and 2 for all the remaining rows.
- the column weight is 1 for the last column and 2 for all the remaining columns.
- LDPC codes of the check matrix H the parity matrix H T has a staircase structure can be using the check matrix H, readily produced.
- an LDPC code (one codeword), together represented by a row vector c, and column vector obtained by transposing the row vector is represented as c T. Further, in the row vector c which is an LDPC code, the information bit portion is represented by the row vector A, and the parity bit portion is represented by the row vector T.
- FIG. 12 is a diagram for explaining a parity check matrix H of an LDPC code defined in a standard such as DVB-T.2.
- the column weight is X, and for the subsequent K3 column, the column weight is 3, and then For the M-1 column, the column weight is 2, and for the last column, the column weight is 1.
- KX + K3 + M-1 + 1 is equal to the code length N.
- FIG. 13 is a diagram showing the number of columns KX, K3, and M, and the column weight X for each coding rate r of the LDPC code defined in the DVB-T.2 standard and the like.
- Standards such as DVB-T.2 specify LDPC codes with code length N of 64800 bits and 16200 bits.
- LDPC code having a code length N of 64,800 bits 11 coding rates (nominal rates) 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3 / 4, 4/5, 5/6, 8/9, and 9/10 are defined, and for an LDPC code having a code length N of 16200 bits, 10 coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, and 8/9 are specified.
- the code length N of 64800 bits is also referred to as 64k bits
- the code length N of 16200 bits is also referred to as 16k bits.
- the error rate tends to be lower for code bits corresponding to columns having a larger column weight of the check matrix H.
- the column weight on the head side (left side) tends to be large.
- the LDPC code corresponding to H the first code bit tends to be more resistant to errors (tolerant to errors), and the last code bit tends to be weaker to errors.
- parity interleaving by the parity interleaver 23 in FIG. 9 will be described with reference to FIGS.
- FIG. 14 is a diagram illustrating an example of (part of) a Tanner graph of a parity check matrix of an LDPC code.
- variable nodes corresponding code bits
- all the check nodes are connected to the check node.
- a message having a probability that the value is 0 and the probability that the value is 1 is returned to the variable node. For this reason, if a plurality of variable nodes connected to the same check node simultaneously become erasures or the like, the decoding performance deteriorates.
- an LDPC code output from the LDPC encoder 115 of FIG. 8 for example, similarly to the LDPC code prescribed in standards such as DVB-T.2, an IRA code, the parity matrix H T of the parity check matrix H As shown in FIG. 11, it has a staircase structure.
- FIG. 15 is a diagram illustrating an example of a parity matrix H T having a staircase structure and a Tanner graph corresponding to the parity matrix H T as illustrated in FIG.
- FIG. 15A shows an example of a parity matrix H T having a staircase structure
- FIG. 15B shows a Tanner graph corresponding to the parity matrix H T of A in FIG.
- parity matrix H T has a staircase structure, in each row (except the first row) first element is adjacent. Therefore, in the Tanner graph of the parity matrix H T, the value of the parity matrix H T corresponding to the columns of two adjacent elements are set to 1, the two variable nodes adjacent, connected to the same check node Yes.
- the parity interleaver 23 (FIG. 9) performs parity interleaving for interleaving the parity bits of the LDPC code from the LDPC encoder 115 to the positions of other parity bits in order to prevent the above-described degradation in decoding performance. .
- Figure 16 is a diagram illustrating a parity matrix H T of the parity check matrix H corresponding to the LDPC code after parity interleave to the parity interleaver 23 of FIG. 9 is performed.
- the information matrix H A of the parity check matrix H corresponding to the LDPC code output from the LDPC encoder 115 is the same as the information matrix of the parity check matrix H corresponding to the LDPC code defined in the standard such as DVB-T.2. In addition, it has a cyclic structure.
- a cyclic structure is a structure in which a column matches a cyclic shift of another column.For example, for each P column, the position of 1 in each row of the P column is the first of the P column.
- a structure in which the column is cyclically shifted in the column direction by a predetermined value such as a value proportional to the value q obtained by dividing the parity length M is also included.
- the P row in the cyclic structure is referred to as a unit size as appropriate.
- the unit size P is defined as 360 which is one of the divisors of the parity length M except 1 and M.
- the parity interleaver 23 sets the information length to K, sets x to an integer between 0 and less than P, and sets y to an integer between 0 and less than q.
- the K + qx + y + 1-th code bit is interleaved at the position of the K + Py + x + 1-th code bit.
- the K + qx + y + 1-th code bit and the K + Py + x + 1-th code bit are both the K + 1-th code bit and the subsequent parity bits, and are therefore parity bits. According to interleaving, the position of the parity bit of the LDPC code is moved.
- variable nodes connected to the same check node are separated by unit size P, that is, 360 bits here, so the burst length is less than 360 bits.
- unit size P that is, 360 bits here
- the LDPC code after parity interleaving that interleaves the K + qx + y + 1-th code bit at the position of the K + Py + x + 1-th code bit is K + qx + of the original parity check matrix H.
- the pseudo cyclic structure means a structure in which a part except for a part has a cyclic structure.
- the parity check matrix obtained by performing column replacement equivalent to parity interleaving on the parity check matrix of the LDPC code specified in the DVB-T.2 standard, etc. is 360 rows ⁇
- the 360-column part (shift matrix described later) there is only one element of 1 (it is an element of 0). In that respect, it is not a (perfect) cyclic structure, but a pseudo cyclic structure. ing.
- the conversion parity check matrix for the LDPC code parity check matrix output from the LDPC encoder 115 has, for example, a pseudo cyclic structure, similar to the conversion parity check matrix for the LDPC code parity check matrix stipulated in a standard such as DVB-T.2. ing.
- the conversion check matrix in FIG. 16 replaces rows so that the conversion check matrix is configured with a configuration matrix described later. (Row replacement) is also applied to the matrix.
- FIG. 17 is a flowchart for explaining processing performed by the LDPC encoder 115, the bit interleaver 116, and the mapper 117 of FIG.
- the LDPC encoder 115 waits for the LDPC target data to be supplied from the BCH encoder 114, encodes the LDPC target data into an LDPC code in step S101, and supplies the LDPC code to the bit interleaver 116. The process proceeds to step S102.
- step S102 the bit interleaver 116 performs bit interleaving on the LDPC code from the LDPC encoder 115, supplies a symbol obtained by the bit interleaving to the mapper 117, and the process proceeds to step S103.
- the parity interleaver 23 performs parity interleaving for the LDPC code from the LDPC encoder 115, and converts the LDPC code after the parity interleaving to the group-wise interleave. Supplied to Lever 24.
- the groupwise interleaver 24 performs groupwise interleaving on the LDPC code from the parity interleaver 23 and supplies it to the block interleaver 25.
- the block interleaver 25 performs block interleaving on the LDPC code after group-wise interleaving by the group-wise interleaver 24, and supplies the m-bit symbol obtained as a result to the mapper 117.
- step S103 the mapper 117 maps the symbol from the block interleaver 25 to one of 2 m signal points determined by the orthogonal modulation method performed by the mapper 117, and performs quadrature modulation. Data is supplied to the time interleaver 118.
- the parity interleaver 23 that is a block that performs parity interleaving and the group-wise interleaver 24 that is a block that performs group-wise interleaving are configured separately.
- the parity interleaver 23 and the group-wise interleaver 24 can be configured integrally.
- both parity interleaving and group-wise interleaving can be performed by writing and reading code bits to and from the memory, and an address (write address) for writing code bits is an address for reading code bits. It can be represented by a matrix to be converted into (read address).
- parity interleaving is performed by converting the sign bit using those matrices, and further, A result of group-wise interleaving the LDPC code after parity interleaving can be obtained.
- the block interleaver 25 can also be configured integrally.
- the block interleaving performed by the block interleaver 25 can also be represented by a matrix that converts the write address of the memory storing the LDPC code into the read address.
- FIG. 18 is a block diagram illustrating a configuration example of the LDPC encoder 115 of FIG.
- LDPC encoder 122 of FIG. 8 is similarly configured.
- N LDPC codes 64800 bits and 16200 bits are defined.
- LDPC codes having a code length N of 64,800 bits eleven coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4 / 5, 5/6, 8/9, and 9/10 are defined, and for LDPC codes with a code length N of 16200 bits, 10 coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, and 8/9 are defined (FIGS. 12 and 13).
- the LDPC encoder 115 performs encoding (error correction coding) using an LDPC code having a code length N of 64,800 bits or 16200 bits for each code length N and each code rate. This can be performed according to the prepared check matrix H.
- the LDPC encoder 115 includes an encoding processing unit 601 and a storage unit 602.
- the encoding processing unit 601 includes an encoding rate setting unit 611, an initial value table reading unit 612, a parity check matrix generation unit 613, an information bit reading unit 614, an encoded parity calculation unit 615, and a control unit 616, and an LDPC encoder
- the LDPC encoding of the LDPC target data supplied to 115 is performed, and the resulting LDPC code is supplied to the bit interleaver 116 (FIG. 8).
- the coding rate setting unit 611 sets the code length N and coding rate of the LDPC code in accordance with, for example, an operator's operation.
- the initial value table reading unit 612 reads a parity check matrix initial value table, which will be described later, corresponding to the code length N and the coding rate set by the coding rate setting unit 611 from the storage unit 602.
- the parity check matrix H is generated by arranging one element of the information matrix HA corresponding to the length N-parity length M) in the column direction at a period of every 360 columns (unit size P), and stored in the storage unit 602.
- the information bit reading unit 614 reads (extracts) information bits for the information length K from the LDPC target data supplied to the LDPC encoder 115.
- the encoded parity calculation unit 615 reads the parity check matrix H generated by the parity check matrix generation unit 613 from the storage unit 602, and uses the parity check matrix H to calculate a parity bit for the information bits read by the information bit reading unit 614, A codeword (LDPC code) is generated by calculating based on the formula.
- LDPC code LDPC code
- the control unit 616 controls each block constituting the encoding processing unit 601.
- the storage unit 602 stores, for example, a plurality of parity check matrix initial value tables corresponding to a plurality of coding rates and the like shown in FIGS. 12 and 13 for code lengths N such as 64800 bits and 16200 bits, respectively. Has been.
- the storage unit 602 temporarily stores data necessary for the processing of the encoding processing unit 601.
- FIG. 19 is a flowchart for explaining an example of processing of the LDPC encoder 115 of FIG.
- step S201 the coding rate setting unit 611 determines (sets) a code length N and a coding rate r for performing LDPC coding.
- step S202 the initial value table reading unit 612 reads, from the storage unit 602, a predetermined parity check matrix initial value table corresponding to the code length N and the coding rate r determined by the coding rate setting unit 611. .
- the parity check matrix generation unit 613 uses the parity check matrix initial value table read from the storage unit 602 by the initial value table reading unit 612, and the code length N and the coding rate determined by the coding rate setting unit 611.
- the parity check matrix H of the LDPC code of r is obtained (generated), supplied to the storage unit 602 and stored.
- step S205 the encoded parity calculation unit 615 sequentially calculates the parity bits of the codeword c satisfying Expression (8) using the information bits from the information bit reading unit 614 and the check matrix H.
- c represents a row vector as a code word (LDPC code), and c T represents transposition of the row vector c.
- the information bit portion is represented by the row vector A and the parity bit portion is represented by the row vector T.
- step S206 the control unit 616 determines whether or not to end LDPC encoding. If it is determined in step S206 that the LDPC encoding is not terminated, that is, for example, if there is still LDPC target data to be LDPC encoded, the process returns to step S201 (or step S204). The processing from S201 (or step S204) to S206 is repeated.
- step S206 If it is determined in step S206 that the LDPC encoding is to be ended, that is, for example, if there is no LDPC target data to be LDPC encoded, the LDPC encoder 115 ends the processing.
- a parity check matrix initial value table corresponding to each code length N and each coding rate r is prepared, and the LDPC encoder 115 has a predetermined code length N and a predetermined coding rate r.
- LDPC encoding is performed using a parity check matrix H generated from a parity check matrix initial value table corresponding to the predetermined code length N and the predetermined coding rate r.
- the parity check matrix initial value table includes an information matrix H A corresponding to the code length N of the LDPC code (LDPC code defined by the parity check matrix H) and the information length K of the parity check matrix H (FIG. 10). ) Is a table representing the position of one element for each 360 columns (unit size P), and is created in advance for each check matrix H of each code length N and each coding rate r.
- the parity check matrix initial value table represents at least the position of one element of the information matrix HA for every 360 columns (unit size P).
- parity check matrix H specified by DVB-T.2 etc. in which the parity matrix H T (all of them) has a staircase structure, and the parity matrix H proposed by CRC / ETRI are included in the parity check matrix H.
- a parity check matrix in which a part of T has a staircase structure and the remaining part is a diagonal matrix (unit matrix).
- the parity matrix H T is an expression scheme of the parity check matrix initial value table representative of the parity check matrix having a staircase structure, known as DVB scheme, CRC / ETRI Inc. proposed A representation method of a parity check matrix initial value table representing a parity check matrix to be performed is also referred to as an ETRI method.
- FIG. 20 is a diagram illustrating an example of a DVB check matrix initial value table.
- FIG. 20 shows that the code length N is 16200 bits and the coding rate (coding rate in the notation of DVB-T.2) r is 1/4 as defined in the DVB-T.2 standard.
- the parity check matrix initial value table with respect to the parity check matrix H is shown.
- the parity check matrix generator 613 obtains the parity check matrix H as follows using the DVB parity check matrix initial value table.
- FIG. 21 is a diagram for explaining a method of obtaining a parity check matrix H from a DVB parity check matrix initial value table.
- FIG. 21 shows a parity check matrix initial value table for a parity check matrix H prescribed in the DVB-T.2 standard and having a code length N of 16200 bits and a coding rate r of 2/3.
- the DVB parity check matrix initial value table has 360 columns (unit size P) of the position of the entire element of the information matrix HA corresponding to the information length K corresponding to the code length N and coding rate r of the LDPC code. ) In the i-th row, the row number of the 1 element of the 1 + 360 ⁇ (i ⁇ 1) column of the parity check matrix H (the row number of the first row of the parity check matrix H is 0). Row number) is arranged in the number of column weights of the 1 + 360 ⁇ (i ⁇ 1) th column.
- the parity matrix H T (FIG. 10) corresponding to the parity length M of the DVB parity check matrix H is determined in a staircase structure as shown in FIG. If the information matrix H A (FIG. 10) corresponding to the length K can be obtained, the check matrix H can be obtained.
- the number of rows k + 1 in the DVB parity check matrix initial value table differs depending on the information length K.
- Equation (9) The relationship of Equation (9) is established between the information length K and the number k + 1 of rows in the parity check matrix initial value table.
- 360 in equation (9) is the unit size P described in FIG.
- the column weights of the parity check matrix H obtained from the parity check matrix initial value table of FIG. 21 are 13 from the first column to the 1 + 360 ⁇ (3-1) ⁇ 1 column, and 1 + 360 ⁇ (3-1) It is 3 from the column to the Kth column.
- the first row of the parity check matrix initial value table in FIG. 21 is 0,2084,1613,1548,1286,1460,3196,4297,2481,3369,3451,4620,2622, which is the parity check matrix H
- the row number is 0,2084,1613,1548,1286,1460,3196,4297,2481,3369,3451,4620,2622
- the element of the row is 1 (and other elements) Is 0).
- the second row of the parity check matrix initial value table in FIG. 21 is 1,122,1516,3448,2880,1407,1847,3799,3529,373,971,4358,3108, which is 361 of the parity check matrix H.
- the row number is 1,122,1516,3448,2880,1407,1847,3799,3529,373,971,4358,3108, indicating that the element is 1 ing.
- the parity check matrix initial value table represents the position of one element of the information matrix HA of the parity check matrix H for every 360 columns.
- the numerical value of the i-th row (i-th from the top) and j-th column (j-th from the left) of the parity check matrix initial value table is represented as h i, j and j items in the w-th column of the parity check matrix H. If the row number of the first element is represented as H wj , the row number H of the first element in the w column, which is a column other than the 1 + 360 ⁇ (i ⁇ 1) column of the parity check matrix H wj can be obtained by Expression (10).
- mod (x, y) means the remainder of dividing x by y.
- the parity check matrix generation unit 613 (FIG. 18) specifies the row number of the 1 element in the 1 + 360 ⁇ (i ⁇ 1) column of the parity check matrix H by using the parity check matrix initial value table.
- the parity check matrix generation unit 613 calculates the row number H wj of the first element of the w-th column other than the 1 + 360 ⁇ (i ⁇ 1) -th column of the parity check matrix H by the formula ( 10) to generate a parity check matrix H in which the element of the row number obtained as described above is 1.
- FIG. 22 is a diagram showing the structure of an ETRI check matrix.
- the ETRI check matrix consists of A matrix, B matrix, C matrix, D matrix, and Z matrix.
- the B matrix is a matrix with a staircase structure adjacent to the right of the A matrix, with g rows and g columns.
- the C matrix is a matrix adjacent to the N-K-g rows and K + g columns below the A matrix and the B matrix.
- the D matrix is an N-K-g row N-K-g column unit matrix adjacent to the right of the C matrix.
- the Z matrix is a zero matrix (0 matrix) adjacent to the right of the B matrix with g rows and N-K-g columns.
- ETRI check matrix composed of the A matrix, D matrix, and Z matrix as described above
- a part of the A matrix and the C matrix constitutes an information matrix
- the B matrix and the C matrix constitute a parity matrix.
- the B matrix is a staircase matrix and the D matrix is a unit matrix
- a part of the parity matrix of the ETRI check matrix (part of the B matrix) has a staircase structure, and the rest
- the part (D matrix part) is a diagonal matrix (unit matrix).
- the A matrix and the C matrix have a cyclic structure for every 360 columns (unit size P), similar to the information matrix of the DVB check matrix, and the ETRI check matrix initial value table includes the A matrix and the C matrix. Represents the position of one element of every 360 columns.
- the initial check matrix of the ETRI system that represents the position of one element of the A matrix and the C matrix every 360 columns It can be said that the value table represents at least the position of one element of the information matrix for every 360 columns.
- FIG. 23 is a diagram illustrating an example of an ETRI check matrix initial value table.
- FIG. 23 shows an example of a parity check matrix initial value table for a parity check matrix having a code length N of 50 bits and an encoding rate r of 1/2.
- the ETRI parity check matrix initial value table is a table that represents the position of one element of the A matrix and the C matrix for each unit size P.
- the number of the column weight of the 1 + P ⁇ (i-1) column is the row number of the first element in the column (the row number where the first row number in the parity check matrix is 0). Just lined up.
- the unit size P is assumed to be 5, for example.
- the performance of the LDPC code changes, when determining the check matrix is adjusted to a predetermined value.
- M 2 takes a value MM 1 obtained by subtracting M 1 from the parity length M.
- the parity check matrix initial value table in FIG. 23 three numerical values are arranged in the first and second rows, and one numerical value is arranged in the third to fifth rows.
- the column weights of the parity check matrix obtained from the parity check matrix initial value table in FIG. 23 are 3 from the first column to the 1 + 5 ⁇ (2-1) ⁇ 1 column, and 1 + 5 ⁇ ( 2-1) It is 1 from the fifth column to the fifth column.
- the first row of the parity check matrix initial value table of FIG. 23 is 2,6,18. This is because the elements of the rows whose row numbers are 2,6,18 in the first column of the parity check matrix. Is 1 (and other elements are 0).
- the A matrix is a matrix of 15 rows and 25 columns (g rows and K columns), and the C matrix is a matrix of 10 rows and 40 columns (NKg rows and K + g columns).
- the row numbers 0 to 14 are rows of the A matrix, and the row numbers 15 to 24 of the parity check matrix are the rows of the C matrix.
- rows # 2, # 6, and # 18 are rows of the A matrix
- rows # 18 is the C matrix row.
- rows # 2 and # 10 out of rows # 2, # 10, and # 19 are rows of the A matrix.
- Line # 19 is a C matrix row.
- row # 22 is a row of the C matrix.
- the 2 + 5 ⁇ (i-1) column is cyclically shifted downward by Q 1 ).
- the 2 + 5 ⁇ (i-1) column is cyclically shifted downward by Q 2 ).
- FIG. 24 is a diagram showing an A matrix generated from the parity check matrix initial value table of FIG.
- FIG. 25 is a diagram showing parity interleaving of the B matrix.
- the parity check matrix generation unit 613 (FIG. 18) generates an A matrix using the parity check matrix initial value table, and arranges a B matrix having a staircase structure on the right side of the A matrix.
- FIG. 25 shows the A matrix and the B matrix after parity interleaving of the B matrix.
- FIG. 26 is a diagram showing a C matrix generated from the parity check matrix initial value table of FIG.
- the element in row # 15 of the column is 1.
- the parity check matrix generation unit 613 (FIG. 18) generates a C matrix using the parity check matrix initial value table, and places the C matrix below the A matrix and the B matrix (after parity interleaving).
- check matrix generation unit 613 arranges the Z matrix to the right of the B matrix and arranges the D matrix to the right of the C matrix to generate the check matrix shown in FIG.
- FIG. 27 is a diagram showing parity interleaving of the D matrix.
- FIG. 27 shows the parity check matrix after parity interleaving of the D matrix for the parity check matrix in FIG.
- the LDPC encoder 115 (the encoded parity calculation unit 615 (FIG. 18)) performs LDPC encoding (LDPC code generation) using, for example, the parity check matrix of FIG.
- the LDPC code generated using the parity check matrix of FIG. 27 is an LDPC code subjected to parity interleaving. Therefore, the LDPC code generated using the parity check matrix of FIG. It is not necessary to perform parity interleaving in the leaver 23 (FIG. 9).
- FIG. 28 shows parity for returning parity interleaving to the B matrix, a part of the C matrix (part of the C matrix arranged below the B matrix), and the D matrix of the parity check matrix of FIG. It is a figure which shows the test matrix which performed column permutation (column
- the LDPC encoder 115 can perform LDPC encoding (generation of an LDPC code) using the parity check matrix of FIG.
- FIG. 29 is a diagram illustrating a conversion parity check matrix obtained by performing row permutation on the parity check matrix of FIG.
- the conversion parity check matrix is a P ⁇ P unit matrix, a quasi-unit matrix in which one or more of the unit matrices become 0, a shift matrix obtained by cyclically shifting the unit matrix or the quasi-unit matrix, It is a matrix represented by a combination of a sum matrix that is a sum of two or more of a unit matrix, a quasi-unit matrix, or a shift matrix, and a P ⁇ P 0 matrix.
- ATSC3.0 a standard for terrestrial digital television broadcasting
- a new LDPC code (hereinafter also referred to as a new LDPC code) that can be used in ATSC 3.0 and other data transmission will be described.
- the unit size P is 360, which is the same as DVB-T.2 etc. Can do.
- the LDPC encoder 115 (FIGS. 8 and 18) has a code length N of 16k bits or 64k bits and a coding rate r of 5/15, 6, 15, 7/15, 8/15, 9 as follows. LDPC to the new LDPC code using the parity check matrix obtained from the parity check matrix initial value table of the new LDPC code of / 15, 10/15, 11/15, 12/15, or 13/15 Encoding can be performed.
- a check matrix initial value table of the new LDPC code is stored in the storage unit 602 of the LDPC encoder 115 (FIG. 8).
- FIG. 30 shows a parity check matrix of a new LDPC code proposed by the applicant (hereinafter also referred to as a (16k, 8/15) Sony code) having a code length N of 16k bits and a coding rate r of 8/15.
- FIG. 6 is a diagram illustrating an example of a parity check matrix initial value table of DVB scheme for
- FIG. 31 shows a parity check matrix of a new LDPC code proposed by the applicant (hereinafter also referred to as a (16k, 10/15) Sony code) having a code length N of 16k bits and a coding rate r of 10/15.
- FIG. 6 is a diagram illustrating an example of a parity check matrix initial value table of DVB scheme for
- FIG. 32 shows a parity check matrix of a new LDPC code proposed by the applicant (hereinafter also referred to as a (16k, 12/15) Sony code) having a code length N of 16k bits and a coding rate r of 12/15.
- FIG. 6 is a diagram illustrating an example of a parity check matrix initial value table of the DVB method for FIG.
- 33, 34, and 35 show a new LDPC code proposed by the present applicant (hereinafter referred to as (64k, 7/15)) having a code length N of 64k bits and a coding rate r of 7/15. It is a figure which shows the example of the check matrix initial value table of DVB system with respect to the check matrix of Sony code
- FIG. 34 is a diagram following FIG. 33
- FIG. 35 is a diagram following FIG.
- FIG. 36, FIG. 37, and FIG. 38 show the new LDPC code proposed by the present applicant (hereinafter referred to as (64k, 9/15)) with a code length N of 64k bits and a coding rate r of 9/15. It is a figure which shows the example of the check matrix initial value table of DVB system with respect to the check matrix of Sony code
- FIG. 37 is a diagram following FIG. 36
- FIG. 38 is a diagram following FIG.
- FIG. 15 is a diagram illustrating an example of a DVB parity check matrix initial value table for a parity check matrix of 15) (also referred to as Sony code).
- FIG. 40 is a diagram following FIG. 39
- FIG. 41 is a diagram following FIG. 40
- FIG. 42 is a diagram following FIG.
- FIG. 15 is a diagram illustrating an example of a DVB parity check matrix initial value table for a parity check matrix of 15) (also referred to as Sony code).
- FIG. 44 is a diagram following FIG. 43
- FIG. 45 is a diagram following FIG. 44
- FIG. 46 is a diagram following FIG.
- FIG. 6 is a diagram illustrating an example of a DVB parity check matrix initial value table for a parity check matrix of FIG.
- FIG. 48 is a diagram following FIG.
- FIG. 49, FIG. 50, and FIG. 51 show a new LDPC code (hereinafter referred to as (64k, 8/15) Samsung) proposed by Samsung, with a code length N of 64k bits and a coding rate r of 8/15. It is a figure which shows the example of the check matrix initial value table of a DVB system with respect to the check matrix of a code
- FIG. 50 is a diagram following FIG. 49, and FIG. 51 is a diagram following FIG.
- 52, 53, and 54 show a new LDPC code proposed by Samsung (hereinafter referred to as (64k, 12/15) Samsung) with a code length N of 64k bits and a coding rate r of 12/15. It is a figure which shows the example of the check matrix initial value table of a DVB system with respect to the check matrix of a code
- FIG. 53 is a diagram following FIG. 52
- FIG. 54 is a diagram following FIG.
- FIG. 55 shows a parity check matrix of a new LDPC code proposed by LGE (hereinafter also referred to as an LGE code of (16k, 6/15)) having a code length N of 16k bits and a coding rate r of 6/15. It is a figure which shows the example of the check matrix initial value table of a DVB system.
- FIG. 56 shows a parity check matrix of a new LDPC code proposed by LGE (hereinafter also referred to as (16k, 7/15) LGE code) having a code length N of 16k bits and a coding rate r of 7/15. It is a figure which shows the example of the check matrix initial value table of a DVB system.
- FIG. 57 shows a parity check matrix for a new LDPC code proposed by LGE (hereinafter also referred to as (16k, 9/15) LGE code) having a code length N of 16k bits and a coding rate r of 9/15. It is a figure which shows the example of the check matrix initial value table of a DVB system.
- FIG. 58 shows a check matrix for a new LDPC code proposed by LGE (hereinafter also referred to as an LGE code of (16k, 11/15)) with a code length N of 16k bits and a coding rate r of 11/15. It is a figure which shows the example of the check matrix initial value table of a DVB system.
- FIG. 59 shows a parity check matrix of a new LDPC code proposed by LGE (hereinafter also referred to as (16k, 13/15) LGE code) having a code length N of 16k bits and a coding rate r of 13/15. It is a figure which shows the example of the check matrix initial value table of a DVB system.
- 60, 61, and 62 show a new LDPC code proposed by LGE (hereinafter referred to as (64k, 10/15) LGE) having a code length N of 64k bits and a coding rate r of 10/15. It is a figure which shows the example of the check matrix initial value table of a DVB system with respect to the check matrix of a code
- FIG. 61 is a diagram following FIG. 60
- FIG. 62 is a diagram following FIG.
- 63, 64, and 65 show a new LDPC code proposed by NERC (hereinafter referred to as (64k, 9/15) NERC) with a code length N of 64k bits and a coding rate r of 9/15. It is a figure which shows the example of the check matrix initial value table of a DVB system with respect to the check matrix of a code
- FIG. 64 is a diagram following FIG. 63
- FIG. 65 is a diagram following FIG.
- FIG. 66 shows an inspection of a new LDPC code proposed by CRC / ETRI (hereinafter also referred to as (16k, 5/15) ETRI code) with a code length N of 16k bits and a coding rate r of 5/15. It is a figure which shows the example of the parity check matrix initial value table of the ETRI system with respect to a matrix.
- 67 and 68 show a new LDPC code proposed by CRC / ETRI (hereinafter referred to as (64k, 5/15) ETRI code) with a code length N of 64k bits and a coding rate r of 5/15. It is a figure which shows the example of the parity check matrix initial value table of an ETRI system with respect to the parity check matrix.
- FIG. 68 is a diagram following FIG. 67.
- 69 and 70 show a new LDPC code proposed by CRC / ETRI (hereinafter referred to as (64k, 6/15) ETRI code) with a code length N of 64k bits and a coding rate r of 6/15. It is a figure which shows the example of the parity check matrix initial value table of an ETRI system with respect to the parity check matrix.
- FIG. 70 is a diagram following FIG. 69.
- 71 and 72 show a new LDPC code proposed by CRC / ETRI (hereinafter referred to as (64k, 7/15) ETRI code) with a code length N of 64k bits and a coding rate r of 7/15. It is a figure which shows the example of the parity check matrix initial value table of an ETRI system with respect to the parity check matrix.
- FIG. 72 is a diagram following FIG. 71.
- the Sony code is a high-performance LDPC code.
- a high-performance LDPC code is an LDPC code obtained from an appropriate check matrix H.
- An appropriate check matrix H is, for example, when an LDPC code obtained from the check matrix H is transmitted at a low E s / N 0 or E b / N o (signal power to noise power ratio per bit).
- E s / N 0 or E b / N o signal power to noise power ratio per bit.
- BER bit error rate
- FER frame error rate
- An appropriate parity check matrix H can be obtained, for example, by performing a simulation for measuring the BER when LDPC codes obtained from various parity check matrices satisfying a predetermined condition are transmitted at low E s / N o .
- the predetermined conditions that the appropriate check matrix H should satisfy are, for example, that the analysis result obtained by the code performance analysis method called “Density Evolution” is good, There are no loops, etc.
- the predetermined condition to be satisfied by the appropriate parity check matrix H can be determined as appropriate from the viewpoints of improving the decoding performance of the LDPC code, facilitating (simplifying) the decoding process of the LDPC code, and the like.
- FIG. 73 and FIG. 74 are diagrams for explaining density evolution in which an analysis result as a predetermined condition that should be satisfied by an appropriate check matrix H is obtained.
- Density evolution is a code analysis method that calculates the expected value of the error probability for the entire LDPC code (ensemble) with a code length N of ⁇ characterized by a degree sequence described later. It is.
- the noise variance when the noise variance is increased from 0, the expected value of the error probability of a certain ensemble is initially 0, but the noise variance is greater than a certain threshold. Then, it is not 0.
- the expected value of the error probability is not zero, and the threshold of noise variance (hereinafter also referred to as performance threshold) is compared to determine whether the ensemble performance (appropriateness of the check matrix) is good or bad. Can be decided.
- performance threshold the threshold of noise variance
- a high-performance LDPC code can be found among the LDPC codes belonging to the ensemble.
- the above-described degree sequence represents the ratio of variable nodes and check nodes having weights of each value to the code length N of the LDPC code.
- a regular (3,6) LDPC code with a coding rate of 1/2 is a degree in which the weights (column weights) of all variable nodes are 3 and the weights (row weights) of all check nodes are 6. Belongs to an ensemble characterized by a sequence.
- FIG. 73 shows a Tanner graph of such an ensemble.
- Each variable node is connected with three edges equal to the column weight, and therefore there are only 3N branches connected to the N variable nodes.
- each check node is connected with 6 branches equal to the row weight, and therefore there are only 3N branches connected to N / 2 check nodes.
- the interleaver randomly reorders 3N branches connected to N variable nodes, and reorders each of the rearranged branches into 3N branches connected to N / 2 check nodes. Connect to one of them.
- the interleaver through which the branch connected to the variable node and the branch connected to the check node pass is divided into multiple (multi edge), which makes it possible to further characterize the ensemble. Strictly done.
- FIG. 74 shows an example of a multi-edge type ensemble Tanner graph.
- Tanner graph of FIG. 74 there is one branch connected to the first interleaver, only one v1 variable node having zero branches connected to the second interleaver, and one branch connected to the first interleaver.
- the Tanner graph of FIG. 74 there are two branches connected to the first interleaver, only 0 check nodes with 0 branches connected to the second interleaver, and two branches connected to the first interleaver.
- the number of branches connected to the second interleaver is c2 check nodes, the number of branches connected to the first interleaver is 0, and the number of branches connected to the second interleaver is c3. Exists.
- the parity check matrix initial value table of Sony code was obtained by the above simulation.
- FIG. 75 shows a parity check matrix H (hereinafter referred to as “(16k, 8/15), (16k, 10/15), and (16k, 12/15)” obtained from the parity check matrix initial value table of Sony codes (16k, 12/15). , 8/15), (16k, 10/15), and (16k, 12/15) Sony code check matrix H ”).
- the minimum cycle length of the check matrix H of Sony codes (16k, 8/15), (16k, 10/15), and (16k, 12/15) is a value exceeding cycle 4, and therefore , Cycle 4 (a loop of one element with a loop length of 4) does not exist.
- the minimum cycle length (girth) means the minimum value of the length (loop length) of a loop composed of one element in the check matrix H.
- the performance threshold of the (16k, 8/15) Sony code is 0.805765
- the performance threshold of the (16k, 10/15) Sony code is 2.471011
- the performance of the (16k, 12/15) Sony code The threshold values are 4.269922, respectively.
- the column weight is X1, and then For column KX2, the column weight is X2, for the subsequent KY1 column, the column weight is Y1, for the subsequent KY2 column, the column weight is Y2, and for the subsequent M-1 column, the column weight is For the last one column, the column weight is 1, respectively.
- FIG. 76 is a diagram for explaining a parity check matrix H of Sony codes (64k, 7/15), (64k, 9/15), (64k, 11/15), and (64k, 13/15). .
- the performance threshold of the (64k, 7/15) Sony code is -0.093751
- the performance threshold of the (64k, 9/15) Sony code is 1.658523
- the performance of the (64k, 11/15) Sony code is The performance threshold is 3.351930
- the performance threshold of the (64k, 13/15) Sony code is 5.301749.
- the column weight is X1, the subsequent KX2 column is the column weight X2, the subsequent KY1 column is the column weight Y1, the subsequent KY2 column is the column weight Y2, and the subsequent M- The column weight is 2 for one column, and the column weight is 1 for the last column.
- KX1 + KX2 + KY1 + KY2 + M-1 + 1 is (64k, 7/15), (64k, 9/15), (64k, 11/15), and (64k, 13/15).
- Sony code length N 64800 bits.
- the check matrix H of the Sony code of (64k, 7/15), (64k, 9/15), (64k, 11/15), and (64k, 13/15) will be described with reference to FIGS. Similar to the parity check matrix, the column on the head side (left side) tends to have a larger column weight, and therefore, the code bit at the head of the Sony code tends to be more resistant to errors.
- FIG. 77 is a diagram illustrating a parity check matrix H of Samsung codes (64k, 6/15), (64k, 8/15), and (64k, 12/15).
- the column weight is X1, and then For column KX2, the column weight is X2, for the subsequent KY1 column, the column weight is Y1, for the subsequent KY2 column, the column weight is Y2, and for the subsequent M-1 column, the column weight is For the last one column, the column weight is 1, respectively.
- KX1 + KX2 + KY1 + KY2 + M-1 + 1 is (64k, 6/15), (64k, 8/15) and (64k, 12/15)
- Samsung code length N Equal to 64800 bits.
- the number of columns KX1, KX2, KY1, KY2, and M of the check matrix H of the Samsung code of (64k, 6/15), (64k, 8/15), and (64k, 12/15), and the column weight X1, X2, Y1, and Y2 are as shown in FIG.
- FIG. 78 shows the inspection of LGE codes of (16k, 6/15), (16k, 7/15), (16k, 9/15), (16k, 11/15), and (16k, 13/15).
- 3 is a diagram for explaining a matrix H.
- the column weight is X1, for the subsequent KX2 column, the column weight is X2, for the subsequent KY1 column, the column weight is Y1, and for the subsequent KY2 column, the column weight Is Y2, the column weight is 2 for the subsequent M-1 columns, and the column weight is 1 for the last column.
- KX1 + KX2 + KY1 + KY2 + M-1 + 1 is (16k, 6/15), (16k, 7/15), (16k, 9/15), (16k, 11/15),
- code length N of the LGE code of (16k, 13/15) is equal to 16200 bits.
- FIG. 79 is a diagram for explaining a check matrix H of an LGE code of (64k, 10/15).
- the column weight is X1
- the subsequent KX2 column is the column weight X2
- the subsequent KY1 column is The column weight is Y1
- the column weight is Y2 for the subsequent KY2 column
- the column weight is 2 for the subsequent M-1 column
- the column weight is 1 for the last column. ing.
- the number of columns KX1, KX2, KY1, KY2, and M of the check matrix H of the (64k, 10/15) LGE code and the column weights X1, X2, Y1, and Y2 are as shown in FIG. ing.
- FIG. 80 is a diagram for explaining a parity check matrix H of a (64k, 9/15) NERC code.
- the column weight is X1
- the subsequent KX2 column is the column weight X2
- the subsequent KY1 column is The column weight is Y1
- the column weight is Y2 for the subsequent KY2 column
- the column weight is 2 for the subsequent M-1 column
- the column weight is 1 for the last column. ing.
- the number of columns KX1, KX2, KY1, KY2, and M of the parity check matrix H of the (64k, 9/15) NERC code and the column weights X1, X2, Y1, and Y2 are as shown in FIG. ing.
- FIG. 81 is a diagram for explaining a parity check matrix H of an ETRI code of (16k, 5/15).
- FIG. 82 is a diagram for explaining a parity check matrix H of ETRI codes of (64k, 5/15), (64k, 6/15), and (64k, 7/15).
- Parameters g M 1 , M 2 , Q 1 , and Q 2 for the parity check matrix H of the ETRI code of (64k, 5/15), (64k, 6/15), and (64k, 7/15) Is as shown in FIG.
- 83 to 93 are diagrams showing examples of constellation types employed in the transmission system of FIG.
- a constellation scheduled to be adopted in ATSC 3.0 can be adopted.
- a constellation used for MODCOD is set for MODCOD, which is a combination of a modulation method and an LDPC code.
- a combination of types is planned to be adopted as MODCOD.
- Constellations include UC (Uniform Constellation) in which signal points are uniformly arranged and NUC (Non Uniform Constellation) in which signal points are not uniformly arranged.
- NUC includes, for example, a constellation called 1D NUC (1-dimensional M 2 -QAM non-uniform constellation), a constellation called 2D NUC (2-dimensional QQAM non-uniform constellation), and the like.
- 1D NUC improves BER over UC
- 2D NUC improves further over 1D NUC
- UC is adopted as the constellation of QPSK. Further, as the 16QAM, 64QAM, and 256QAM constellations, for example, 2D NUC is adopted, and as the 1024QAM constellations, for example, 1D NUC is adopted.
- NUC — 16 — 6/15 represents a NUC constellation used in MODCOD with a modulation scheme of 16QAM and an LDPC code rate r of 6/15.
- ATSC3.0 prepares one type of constellation for QPSK, nine types of 2D NUC constellations for 16QAM, 64QAM, and 256QAM, and nine types for 1024QAM. It is planned to prepare a 1D ⁇ ⁇ NUC constellation.
- 15 and 13/15 are diagrams illustrating examples of 1D ⁇ ⁇ ⁇ ⁇ ⁇ NUC constellations.
- the horizontal axis and the vertical axis are the I axis and the Q axis, respectively, and Re ⁇ x l ⁇ and Im ⁇ x l ⁇ are the signal points as the coordinates of the signal point x l , respectively.
- x represents the real part and imaginary part of l .
- the numerical value described after “for CR” represents the coding rate r of the LDPC code.
- / 15, 12, 15, and 13/15 are diagrams showing examples of coordinates of UC signal points used in common.
- “Input cell word y” represents a 2-bit symbol mapped to UC of QPSK
- “Constellation point z q ” represents the coordinates of signal point z q .
- the index q of the signal point z q represents a discrete time of a symbol (a time interval between one symbol and the next symbol).
- the coordinates of the signal point z q are represented in the form of complex numbers, and i represents an imaginary unit ( ⁇ ( ⁇ 1)).
- FIG. 15 is a diagram illustrating an example of coordinates of signal points of 2D ⁇ NUC used for / 15, 12, 15, and 13/15).
- FIG. 15 is a diagram illustrating an example of coordinates of signal points of 2D ⁇ NUC used for / 15, 12, 15, and 13/15).
- NUC_2 m — r represents the coordinates of 2D NUC signal points used when the modulation scheme is 2 m QAM and the coding rate of the LDPC code is r.
- w # k represents the coordinates of the signal point in the first quadrant of the constellation.
- the signal point in the second quadrant of the constellation is arranged at a position moved symmetrically with respect to the Q axis in the first quadrant, and the signal point in the third quadrant of the constellation is The quadrant signal points are arranged at positions moved symmetrically with respect to the origin.
- the signal points in the fourth quadrant of the constellation are arranged at positions where the signal points in the first quadrant are moved symmetrically with respect to the I axis.
- the modulation method is 2 m QAM
- m bits are regarded as one symbol, and the one symbol is mapped to a signal point corresponding to the symbol.
- the suffix k of w # k takes an integer value ranging from 0 to b-1, and w # k represents the symbol y ranging from symbol y (0) to y (b-1). This represents the coordinates of the signal point corresponding to (k).
- the coordinates of the signal point corresponding to the symbol y (k + b) in the range of the symbols y (b) to y (2b-1) are represented by -conj (w # k), and the symbols y (2b) to The coordinates of the signal point corresponding to the symbol y (k + 2b) in the range of y (3b-1) are represented by conj (w # k). Further, the coordinates of the signal point corresponding to the symbol y (k + 3b) in the range of the symbols y (3b) to y (4b-1) are represented by -w # k.
- conj (w # k) represents the complex conjugate of w # k.
- the modulation scheme is 16QAM
- the symbols y There are four categories: (0) to y (3), y (4) to y (7), y (8) to y (11), and y (12) to y (15).
- the coding rate r of the LDPC code is 9/15, for example, according to FIG. 88, when the modulation scheme is 16QAM and the coding rate r is 9/15 (NUC_16_9 / 15) Since w0 is 0.4967 + 1.1932i, the coordinate -w0 of the signal point corresponding to the symbol y (12) is-(0.4967 + 1.1932i).
- a column of NUC_1k_r represents a value taken by u # k representing the coordinates of a 1D NUC signal point used when the modulation scheme is 1024QAM and the coding rate of the LDPC code is r.
- u # k represents a real part Re (z q ) and an imaginary part Im (z q ) of complex numbers as coordinates of a signal point z q of 1D NUC.
- FIG. 93 shows a symbol y and u # k as a real part Re (z q ) and an imaginary part Im (z q ) of complex numbers representing coordinates of a signal point z q of 1D NUC corresponding to the symbol y. It is a figure which shows a relationship.
- the 10-bit symbol y of 1024QAM is changed from the first bit (most significant bit) to y 0, q , y 1, q , y 2, q , y 3, q , y 4, q , y 5, Let q , y 6, q , y 7, q , y 8, q , y 9, q .
- 93A shows an odd-numbered five bits y 0, q , y 2, q , y 4, q , y 6, q , y 8, q of the symbol y and a signal point z q corresponding to the symbol y. This represents the correspondence relationship with u # k representing the real part Re (z q ).
- FIG. 93B shows the even-numbered five bits y 1, q , y 3, q , y 5, q , y 7, q , y 9, q of the symbol y and the signal point z q corresponding to the symbol y. Represents the correspondence relationship with u # k representing the imaginary part Im (z q ).
- 1024QAM 10-bit symbol y (y 0, q , y 1, q , y 2, q , y 3, q , y 4, q , y 5, q , y 6, q , y 7, q , y 8, q , y 9, q ) is, for example, (0,0,1,0,0,1,1,0,0), and the odd-numbered 5 bits (y 0, q , y 2, q , y 4, q , y 6, q , y 8, q ) is (0,1,0,1,0) and the even-numbered 5 bits (y 1, q , y 3, q , Y 5, q , y 7, q , y 9, q ) is (0,0,1,1,0).
- the coding rate r of the LDPC code is, for example, 7/15, according to FIG. 92 described above, when the modulation scheme is 1024QAM and the coding rate r of the LDPC code is 7/15.
- u3 is 1.04 and u11 is 6.28.
- 1D NUC signal points are arranged in a grid on a straight line parallel to the I axis or a straight line parallel to the Q axis. However, the interval between signal points is not constant. Further, when transmitting the signal point (data mapped to), the average power of the signal point on the constellation is normalized. Normalization is expressed as the average square value of absolute values of all the signal points (coordinates) on the constellation as P ave, and the square root of the square average value P ave ⁇ the inverse of P ave 1 / ( ⁇ P ave ) is multiplied by each signal point z q on the constellation.
- FIG. 94 is a block diagram showing a configuration example of the block interleaver 25 of FIG.
- the block interleaver 25 has a storage area called part 1 (part 1) and a storage area called part 2 (part 2).
- Both parts 1 and 2 store 1 bit in the row (horizontal) direction, and a column as a storage area for storing a predetermined number of bits in the column (vertical) direction is a symbol in the row direction.
- a column as a storage area for storing a predetermined number of bits in the column (vertical) direction is a symbol in the row direction.
- the part column length the number of bits that the part 1 column stores in the column direction (hereinafter also referred to as the part column length)
- R1 + R2 the part column length of the part 2 column
- (R1 + R2) ⁇ C is equal to the code length N (64800 bits or 16200 bits in the present embodiment) of the LDPC code to be subjected to block interleaving.
- the part column length R1 is equal to a multiple of 360 bits, which is the unit size P, and the part column length R2 is the sum of the part column length R1 of part 1 and the part column length R2 of part 2 (hereinafter referred to as the column length).
- R1 + R2 is equal to the remainder when dividing unit size P by 360 bits.
- the column length R1 + R2 is equal to the value obtained by dividing the code length N of the LDPC code subject to block interleaving by the number of bits m of the symbol.
- the part column length R2 of Part 2 is 90 bits.
- FIG. 95 is a diagram showing the number of columns C of parts 1 and 2 and the part column length (number of rows) R1 and R2 for a combination of the code length N and the modulation scheme.
- FIG. 95 shows parts 1 and 2 for combinations of LDPC codes having a code length N of 16200 bits and 64800 bits and modulation schemes of QPSK, 16QAM, 64QAM, 256QAM, and 1024QAM, respectively.
- the number C of columns and the part column lengths R1 and R2 are shown.
- FIG. 96 is a diagram for explaining block interleaving performed by the block interleaver 25 in FIG.
- the block interleaver 25 performs block interleaving by writing and reading LDPC codes for parts 1 and 2.
- the sign bits from all the C columns in Part 1 are read sequentially toward the bottom row, and when the reading is completed up to the R1 row which is the last row, all the C bits in Part 2 are read.
- the code bits read out in m-bit units from parts 1 and 2 are supplied to the mapper 117 (FIG. 8) as symbols.
- FIG. 97 is a diagram for explaining the group-wise interleaving performed by the group-wise interleaver 24 in FIG.
- the LDPC code of one codeword is divided into 360-bit units equal to the unit size P from the beginning of the LDPC code of one codeword, and the LDPC code of one codeword is set to a bit group as a bit group. Interleaving is performed in group units according to a predetermined pattern (hereinafter also referred to as GW pattern).
- GW pattern a predetermined pattern
- bit group i 1-th bit group from the beginning when the LDPC code of one codeword is divided into bit groups.
- the GW pattern is represented by a sequence of numbers representing bit groups.
- N code length 1800 bits
- the GW pattern 4, 2, 0, 3, 1 includes an arrangement of bit groups 0, 1, 2, 3, 4 , 3, and 1 are interleaved (reordered).
- GW pattern can be set at least for each code length N of LDPC code.
- FIG. 98 is a diagram illustrating a first example of a GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64 kbit LDPC code is represented by bit groups 39, 47, 96, 176, 33, 75, 165, 38, 27, 58, 90, 76, 17, 46, 10, 91, 133, 69, 171, 32, 117, 78, 13, 146, 101, 36, 0, 138, 25, 77, 122, 49, 14, 125, 140, 93, 130, 2,104,102,128,4,111,151,84,167,35,127,156,55,82,85,66,114,8,147,115,113,5,31,100,106, 48, 52, 67, 107, 18, 126, 112, 50, 9, 143, 28, 160, 71, 79, 43, 98, 86, 94, 64, 3, 166, 105, 103, 118, 63, 51,139,172,141,175,56,74,95,29,45,129,120,168,92,
- FIG. 99 is a diagram illustrating a second example of a GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64-kbit LDPC code is represented by bit groups 6, 14, 1, 127, 161, 177, 75, 123, 62, 103, 17, 18, 167, 88, 27, 34, 8, 110, 7, 78, 94, 44, 45, 166, 149, 61, 163, 145, 155, 157, 82, 130, 70, 92, 151, 139, 160, 133, 26, 2, 79, 15, 95, 122, 126, 178, 101, 24, 138, 146, 179, 30, 86, 58, 11, 121, 159, 49, 84, 132, 117, 119, 50, 52, 4, 51, 48, 74, 114, 59, 40, 131, 33, 89, 66, 136, 72, 16, 134, 37, 164, 77, 99, 173, 20, 158, 156, 90, 41, 176, 81, 42, 60,
- FIG. 100 is a diagram illustrating a third example of a GW pattern for an LDPC code having a code length N of 64k bits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 103, 116, 158, 0, 27, 73, 140, 30, 148, 36, 153, 154, 10, 174, 122, 178, 6, 106, 162, 59, 142, 112, 7, 74, 11, 51, 49, 72, 31, 65, 156, 95, 171, 105, 173, 168, 1, 155, 125, 82, 86, 161, 57, 165, 54, 26, 121, 25, 157, 93, 22, 34, 33, 39, 19, 46, 150, 141, 12, 9, 79, 118, 24, 17, 85, 117, 67, 58, 129, 160, 89, 61, 146, 77, 130, 102, 101, 137, 94, 69, 14, 133, 60, 149, 136, 16, 108, 41, 90, 28, 144, 13, 175, 114, 2, 18, 63,
- FIG. 101 is a diagram showing a fourth example of a GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64 kbit LDPC code is represented by bit groups 139, 106, 125, 81, 88, 104, 3, 66, 60, 65, 2, 95, 155, 24, 151, 5, 51, 53, 29, 75, 52, 85, 8, 22, 98, 93, 168, 15, 86, 126, 173, 100, 130, 176, 20, 10, 87, 92,175,36,143,110,67,146,149,127,133,42,84,64,78,1,48,159,79,138,46,112,164,31,152,57, 144, 69, 27, 136, 122, 170, 132, 171, 129, 115, 107, 134, 89, 157, 113, 119, 135, 45, 148, 83, 114, 71, 128, 161, 140, 26, 13, 59, 38, 35, 96, 28, 0, 80, 174, 137,
- FIG. 102 is a diagram showing a fifth example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- FIG. 103 is a diagram showing a sixth example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 8, 27, 7, 70, 75, 84, 50, 131, 146, 99, 96, 141, 155,157,82,57,120,38,137,13,83,23,40,9,56,171,124,172,39,142,20,128,133,2,89,153,103, 112,129,151,162,106,14,62,107,110,73,71,177,154,80,176,24,91,32,173,25,16,17,159,21,92, 6, 67, 81, 37, 15, 136, 100, 64, 102, 163, 168, 18, 78, 76, 45, 140, 123, 118, 58, 122, 11, 19, 86, 98, 119, 111, 26, 138, 125, 74, 97, 63, 10, 152, 161, 175, 87, 52, 60
- FIG. 104 is a diagram illustrating a seventh example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- bit groups 0 to 179 of the 64 kbit LDPC code is represented by bit groups 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 142, 144, 146, 148, 150, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178, 1, 3, 5, 7, 9, 11, 13, 15, 17,
- FIG. 105 is a diagram illustrating an eighth example of the GW pattern for an LDPC code having a code length N of 64 kbits.
- bit groups 0 to 179 of the 64 kbit LDPC code are arranged in bit groups 11, 5, 8, 18, 1, 25, 32, 31, 19, 21, 50, 102, 65, 85, 45, 86, 98, 104, 64, 78, 72, 53, 103, 79, 93, 41, 82, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 148, 152, 156, 160, 164, 168, 172, 176, 4, 12, 15, 3, 10, 20, 26, 34, 23, 33, 68, 63, 69, 92, 44, 90, 75, 56, 100, 47, 106, 42, 39, 97, 99, 89, 52, 109, 113, 117, 121, 125, 129, 133, 137, 141, 145, 149, 153, 157, 161, 165, 169, 173, 177, 6, 16, 14, 7, 13, 36, 28, 29, 37,
- FIG. 106 is a diagram illustrating a ninth example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- the bit groups 0 to 179 of the 64 kbit LDPC code are arranged in bit groups 9, 18, 15, 13, 35, 26, 28, 99, 40, 68, 85, 58, 63, 104, 50, 52, 94, 69, 108, 114, 120, 126, 132, 138, 144, 150, 156, 162, 168, 174, 8, 16, 17, 24, 37, 23, 22, 103, 64, 43, 47, 56, 92, 59, 70, 42, 106, 60, 109, 115, 121, 127, 133, 139, 145, 151, 157, 163, 169, 175, 4, 1, 10, 19, 30, 31, 89, 86, 77, 81, 51, 79, 83, 48, 45, 62, 67, 65, 110, 116, 122, 128, 134, 140, 146, 152, 158, 164, 170, 176, 6, 2, 0, 25, 20, 34, 98,
- FIG. 107 is a diagram showing a tenth example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- bit groups 0 to 179 of 64 kbit LDPC codes is represented by bit groups 0, 14, 19, 21, 2, 11, 22, 9, 8, 7, 16, 3, 26, 24, 27, 80, 100, 121, 107, 31, 36, 42, 46, 49, 75, 93, 127, 95, 119, 73, 61, 63, 117, 89, 99, 129, 52, 111, 124, 48, 122, 82, 106, 91, 92, 71, 103, 102, 81, 113, 101, 97, 33, 115, 59, 112, 90, 51, 126, 85, 123, 40, 83,53,69,70,132,134,136,138,140,142,144,146,148,150,152,154,156,158,160,162,164,166,168,170,172, 174, 176, 178, 4, 5, 10, 12, 20, 6, 18, 13, 17, 15, 1, 29, 28, 23, 25, 67, 116,
- FIG. 108 is a diagram illustrating an eleventh example of the GW pattern for an LDPC code having a code length N of 64k bits.
- the arrangement of the bit groups 0 to 179 of the 64 kbit LDPC code is represented by bit groups 21, 11, 12, 9, 0, 6, 24, 25, 85, 103, 118, 122, 71, 101, 41, 93, 55, 73, 100, 40, 106, 119, 45, 80, 128, 68, 129, 61, 124, 36, 126, 117, 114, 132, 136, 140, 144, 148, 152, 156, 160, 164, 168, 172, 176, 20, 18, 10, 13, 16, 8, 26, 27, 54, 111, 52, 44, 87, 113, 115, 58, 116, 49,77,95,86,30,78,81,56,125,53,89,94,50,123,65,83,133,137,141,145,149,153,157,161,165, 169, 173, 177, 2, 17, 1, 4, 7, 15, 29, 82, 32, 102, 76, 121
- FIG. 109 is a diagram illustrating a twelfth example of the GW pattern for an LDPC code having a code length N of 64k bits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 12, 15, 2, 16, 27, 50, 35, 74, 38, 70, 108, 32, 112, 54, 30, 122, 72, 116, 36, 90, 49, 85, 132, 138, 144, 150, 156, 162, 168, 174, 0, 14, 9, 5, 23, 66, 68, 52, 96, 117, 84, 128, 100, 63, 60, 127, 81, 99, 53, 55, 103, 95, 133, 139, 145, 151, 157, 163, 169, 175, 10, 22, 13, 11, 28, 104, 37, 57, 115, 46, 65, 129, 107, 75, 119, 110, 31, 43, 97, 78, 125, 58, 134, 140, 146, 152, 158, 164, 170, 176, 4, 19, 6, 8, 24, 44, 101, 94,
- FIG. 110 is a diagram illustrating a thirteenth example of the GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64-kbit LDPC code is represented by bit groups 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 142, 144, 146, 148, 150, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19,
- FIG. 111 is a diagram illustrating a fourteenth example of the GW pattern for an LDPC code having a code length N of 64 kbits.
- bit groups 0 to 179 of 64 kbit LDPC codes is represented by bit groups 0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 148, 152, 156, 160, 164, 168, 172, 176, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69,73,77,81,85,89,93,97,101,105,109,113,117,121,125,129,133,137,141,145,149,153,157,161,165, 169, 173, 177, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70
- FIG. 112 is a diagram illustrating a fifteenth example of the GW pattern for an LDPC code having a code length N of 64 kbits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 8, 112, 92, 165, 12, 55, 5, 126, 87, 70, 69, 94, 103, 78, 137, 148, 9, 60, 13, 7, 178, 79, 43, 136, 34, 68, 118, 152, 49, 15, 99, 61, 66, 28, 109, 125, 33, 167, 81, 93, 97, 26, 35, 30, 153, 131, 122, 71, 107, 130, 76, 4, 95, 42, 58, 134, 0, 89, 75, 40, 129, 31, 80, 101, 52, 16, 142, 44, 138, 46, 116, 27, 82, 88, 143, 128, 72, 29, 83, 117, 172, 14, 51, 159, 48, 160, 100, 1,102,90,22,3,114,19,108,113,39,
- FIG. 113 is a diagram illustrating a sixteenth example of the GW pattern for an LDPC code having a code length N of 64k bits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 103, 138, 168, 82, 116, 45, 178, 28, 160, 2, 129, 148, 150, 23, 54, 106, 24, 78, 49, 87, 145, 179, 26, 112, 119, 12, 18, 174, 21, 48, 134, 137, 102, 147, 152, 72, 68, 3, 22, 169, 30, 64, 108, 142, 131, 13, 113, 115, 121, 37, 133, 136, 101, 59, 73, 161, 38, 164, 43, 167, 42, 144, 41, 85, 91, 58, 128, 154, 172, 57, 75, 17, 157, 19, 4, 86, 15, 25, 35, 9, 105, 123, 14, 34, 56, 111, 60, 90, 74, 149, 146, 62, 163, 31, 16,
- FIG. 114 is a diagram showing a seventeenth example of a GW pattern for an LDPC code having a code length N of 64k bits.
- the arrangement of the bit groups 0 to 179 of the 64-kbit LDPC code is the bit groups 104, 120, 47, 136, 116, 109, 22, 20, 117, 61, 52, 108, 86, 99, 76, 90, 37, 58, 36, 138, 95, 130, 177, 93, 56, 33, 24, 82, 0, 67, 83, 46, 79, 70, 154, 18, 75, 43, 49, 63, 162, 16, 167, 80, 125, 1, 123, 107, 9, 45, 53, 15, 38, 23, 57, 141, 4, 178, 165, 113, 21, 105, 11, 124, 126, 77, 146, 29, 131, 27, 176, 40, 74, 91, 140, 64, 73, 44, 129, 157, 172, 51, 10, 128, 119, 163, 103, 28, 85, 156, 78, 6, 8, 173, 160, 106
- FIG. 115 is a diagram illustrating an eighteenth example of the GW pattern for an LDPC code having a code length N of 64k bits.
- FIG. 116 is a diagram illustrating a nineteenth example of a GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64-kbit LDPC code is represented by bit groups 58, 70, 23, 32, 26, 63, 55, 48, 35, 41, 53, 20, 38, 51, 61, 65, 44, 29, 7, 2, 113, 68, 96, 104, 106, 89, 27, 0, 119, 21, 4, 49, 46, 100, 13, 36, 57, 98, 102, 9, 42, 39, 33, 62, 22, 95, 101, 15, 91, 25, 93, 132, 69, 87, 47, 59, 67, 124, 17, 11, 31, 43, 40, 37, 85, 50, 97, 140, 45, 92, 56, 30, 34, 60, 107, 24, 52, 94, 64, 5, 71, 90, 66, 103, 88, 86, 84, 19, 169, 159, 147, 126, 28, 130, 14, 162, 144, 166, 108, 153,
- FIG. 117 is a diagram illustrating a twentieth example of GW pattern for an LDPC code having a code length N of 64k bits.
- bit groups 0 to 179 of the 64-kbit LDPC code is represented by bit groups 40,159,100,14,88,75,53,24,157,84,23,77, 140,145,32,28,112,39,76,50,93,27,107,25,152,101,127,5,129,71,9,21,96,73,35,106,158, 49,136,30,137,115,139,48,167,85,74,72,7,110,161,41,170,147,82,128,149,33,8,120,47,68, 58, 67, 87, 155, 11, 18, 103, 151, 29, 36, 83, 135, 79, 150, 97, 54, 70, 138, 156, 31, 121, 34, 20, 130, 61, 57, 2, 166, 117, 15, 6, 165, 118, 98, 116, 131, 109, 62, 126, 17
- FIG. 118 is a diagram illustrating a twenty-first example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- bit groups 0 to 179 of the 64 kbit LDPC code are arranged in bit groups 143, 57, 67, 26, 134, 112, 136, 103, 13, 94, 16, 116, 169, 95, 98, 6, 174, 173, 102, 15, 114, 39, 127, 78, 18, 123, 121, 4, 89, 115, 24, 108, 74, 63, 175, 82, 48, 20, 104, 92, 27, 3, 33, 106, 62, 148, 154, 25, 129, 69, 178, 156, 87, 83, 100, 122, 70, 93, 50, 140, 43, 125, 166, 41, 128, 85, 157, 49, 86, 66, 79, 130, 133, 171, 21, 165, 126, 51, 153, 38, 142, 109, 10, 65, 23, 91, 90, 73, 61, 42, 47,
- FIG. 119 is a diagram illustrating a twenty-second example of a GW pattern for an LDPC code having a code length N of 64 kbits.
- the arrangement of the bit groups 0 to 179 of the 64 kbit LDPC code is the bit groups 116, 47, 155, 89, 109, 137, 103, 60, 114, 14, 148, 100, 28, 132, 129, 105, 154, 7, 167, 140, 160, 30, 57, 32, 81, 3, 86, 45, 69, 147, 125, 52, 20, 22, 156, 168, 17, 5, 93, 53, 61, 149, 56, 62, 112, 48, 11, 21, 166, 73, 158, 104, 79, 128, 135, 126, 63, 26, 44, 97, 13, 151, 123, 41, 118, 35, 131, 8, 90, 58, 134, 6, 78, 130, 82, 106, 99, 178, 102, 29, 108, 120, 107, 139, 23, 85, 36, 172, 174, 138, 95, 145,
- the first to twenty-second examples of the GW pattern for the LDPC code having the code length N of 64k bits are the LDPC code having the code length N of 64k bits and the arbitrary coding rate r, and the arbitrary modulation scheme (constant). It can be applied to any combination with the above.
- the GW pattern to be applied is set for each combination of the code length N of the LDPC code, the coding rate r of the LDPC code, and the modulation scheme (constellation).
- the error rate can be further improved.
- the GW pattern in FIG. 98 can achieve a particularly good error rate, for example, by applying it to a combination of (64k, 5/15) ETRI code and QPSK.
- the GW pattern in FIG. 99 can achieve a particularly good error rate, for example, by applying it to a combination of an ETRI code of (64k, 5/15) and 16QAM.
- the GW pattern in FIG. 100 can achieve a particularly good error rate, for example, by applying it to a combination of an ETRI code of (64k, 5/15) and 64QAM.
- the GW pattern in FIG. 101 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 7/15) Sony code and QPSK.
- the GW pattern in FIG. 102 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 7/15) Sony code and 16QAM.
- the GW pattern in FIG. 103 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 7/15) Sony code and 64QAM.
- the GW pattern in FIG. 104 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 9/15) Sony code and QPSK.
- the GW pattern in FIG. 105 can achieve a particularly good error rate, for example, by applying it to a combination of (64k, 9/15) Sony code and 16QAM.
- the GW pattern in FIG. 106 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 9/15) Sony code and 64QAM.
- the GW pattern in FIG. 107 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 11/15) Sony code and QPSK.
- the GW pattern in FIG. 111 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 13/15) Sony code and 16QAM.
- 112 is applied to a combination of a (64k, 13/15) Sony code and 64QAM, for example, and a particularly good error rate can be achieved.
- 113 is applied to a combination of an ETRI code of (64k, 5/15) and 256QAM, for example, a particularly good error rate can be achieved.
- 114 is applied to a combination of (64k, 7/15) ETRI code and 256QAM, for example, a particularly good error rate can be achieved.
- 115 is applicable to a combination of a (64k, 7/15) Sony code and 256QAM, for example, and a particularly good error rate can be achieved.
- 116 is applied to a combination of, for example, a (64k, 9/15) Sony code and 256QAM, a particularly good error rate can be achieved.
- the GW pattern in FIG. 118 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 11/15) Sony code and 256QAM.
- the GW pattern in FIG. 119 can achieve a particularly good error rate, for example, by applying it to a combination of a (64k, 13/15) Sony code and 256QAM.
- FIG. 120 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 98 is applied to a combination of an ETRI code of (64k, 5/15) and QPSK. It is.
- FIG. 121 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 99 is applied to a combination of an ETRI code of (64k, 5/15) and 16QAM. It is.
- FIG. 122 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 100 is applied to a combination of an ETRI code of (64k, 5/15) and 64QAM. It is.
- FIG. 123 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 101 is applied to a combination of a (64k, 7/15) Sony code and QPSK. It is.
- FIG. 124 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 102 is applied to a combination of a (64k, 7/15) Sony code and 16QAM. It is.
- FIG. 125 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 103 is applied to a combination of a (64k, 7/15) Sony code and 64QAM. It is.
- 126 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 104 is applied to a combination of a (64k, 9/15) Sony code and QPSK. It is.
- 127 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 105 is applied to a combination of a (64k, 9/15) Sony code and 16QAM. It is.
- 128 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 106 is applied to a combination of a (64k, 9/15) Sony code and 64QAM. It is.
- FIG. 129 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 107 is applied to a combination of a (64k, 11/15) Sony code and QPSK. It is.
- FIG. 130 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 108 is applied to a combination of a (64k, 11/15) Sony code and 16QAM. It is.
- FIG. 131 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 109 is applied to a combination of a (64k, 11/15) Sony code and 64QAM. It is.
- FIG. 132 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 110 is applied to a combination of a (64k, 13/15) Sony code and QPSK. It is.
- FIG. 133 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 111 is applied to a combination of a (64k, 13/15) Sony code and 16QAM. It is.
- FIG. 134 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 112 is applied to a combination of a (64k, 13/15) Sony code and 64QAM. It is.
- FIG. 135 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 113 is applied to a combination of (64k, 5/15) ETRI code and 256QAM. It is.
- 136 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 114 is applied to a combination of an ETRI code of (64k, 7/15) and 256QAM. It is.
- FIG. 137 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 115 is applied to a combination of a (64k, 7/15) Sony code and 256QAM. It is.
- FIG. 138 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 116 is applied to a combination of a (64k, 9/15) Sony code and 256QAM. It is.
- FIG. 139 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 117 is applied to a combination of a (64k, 9/15) NERC code and 256QAM. It is.
- FIG. 140 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 118 is applied to a combination of a (64k, 11/15) Sony code and 256QAM. It is.
- FIG. 141 is a diagram showing a BER / FER curve as a simulation result of a simulation for measuring an error rate when the GW pattern of FIG. 119 is applied to a combination of a (64k, 13/15) Sony code and 256QAM. It is.
- the solid line (w ⁇ bil) represents the BER / FER curve when parity interleaving, groupwise interleaving, and blockwise interleaving are performed
- the dotted line (w / o bil) is , A BER / FER curve when parity interleaving, group-wise interleaving, and block-wise interleaving are not performed.
- the GW patterns in FIGS. 98 to 119 are shown in FIGS. 87 to 91 in addition to the constellations of QPSK, 16QAM, 64QAM, and 256QAM having the signal point arrangement shown in FIGS. 87 to 91 described above.
- the signal point arrangement can also be applied to constellations that are moved symmetrically with respect to the I-axis or Q-axis, constellations that are moved symmetrically with respect to the origin, and constellations that are rotated by an arbitrary angle around the origin.
- the same effects as those applied to the constellations of QPSK, 16QAM, 64QAM, and 256QAM shown in FIG. 87 to FIG. 91 can be obtained.
- the present invention can also be applied to a constellation in which MSB (Most Significant Bit) and LSB (Least Significant Bit) of a symbol corresponding (assigned) to a signal point are interchanged, which are also shown in FIGS.
- MSB Mobile Bit
- LSB Least Significant Bit
- FIG. 142 is a block diagram illustrating a configuration example of the receiving device 12 of FIG.
- An OFDM processor 151 receives an OFDM signal from the transmission device 11 (FIG. 7) and performs signal processing on the OFDM signal. Data obtained by performing signal processing by the OFDM processing unit 151 is supplied to a frame management unit 152.
- the frame management unit 152 performs processing (frame interpretation) of a frame composed of data supplied from the OFDM processing unit 151, and converts the target data signal and the control data signal obtained as a result thereof into a frequency deinterleaver. (Frequency Deinterleaver) 161 and 153, respectively.
- the frequency deinterleaver 153 performs frequency deinterleaving on the data from the frame management unit 152 in units of symbols, and supplies the demapper 154 with the data.
- the demapper 154 demaps the data (constellation data) from the frequency deinterleaver 153 based on the signal point arrangement (constellation) determined by the orthogonal modulation performed on the transmission device 11 side.
- the data (LDPC code (likelihood)) obtained as a result is supplied to an LDPC decoder (LDPC decoder) 155.
- the LDPC decoder 155 performs LDPC decoding of the LDPC code from the demapper 154, and supplies the LDPC target data (in this case, BCH code) obtained as a result to the BCH decoder 156.
- the BCH decoder 156 performs BCH decoding of the LDPC target data from the LDPC decoder 155 and outputs control data (signaling) obtained as a result.
- the frequency deinterleaver 161 performs frequency deinterleaving on the data from the frame management unit 152 in units of symbols and supplies the data to a SISO / MISO decoder 162.
- the SISO / MISO decoder 162 performs space-time decoding of the data from the frequency deinterleaver 161 and supplies it to a time deinterleaver (Time Deinterleaver) 163.
- the time deinterleaver 163 performs time deinterleaving on the data from the SISO / MISO decoder 162 in units of symbols and supplies the demapper 164 with it.
- the demapper 164 demaps the data (data on the constellation) from the time deinterleaver 163 based on the signal point arrangement (constellation) determined by the orthogonal modulation performed on the transmission device 11 side.
- the data obtained as a result is supplied to a bit deinterleaver 165.
- the bit deinterleaver 165 performs bit deinterleaving on the data from the demapper 164 and supplies the LDPC code (the likelihood) that is the data after the bit deinterleaving to the LDPC decoder 166.
- the LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 and supplies the LDPC target data (in this case, BCH code) obtained as a result to the BCH decoder 167.
- the BCH decoder 167 performs BCH decoding of the LDPC target data from the LDPC decoder 155 and supplies data obtained as a result to a BB descrambler BB.
- the BB descrambler 168 performs BB descrambling on the data from the BCH decoder 167 and supplies the data obtained as a result to a null deletion unit (Null Deletion) 169.
- the null deletion unit 169 deletes the null inserted by the padder 112 in FIG. 8 from the data from the BB descrambler 168 and supplies the null to the demultiplexer 170.
- the demultiplexer 170 separates each of one or more streams (target data) multiplexed in the data from the null deletion unit 169, performs necessary processing, and outputs the result as an output stream (Output stream).
- the receiving device 12 can be configured without providing a part of the block shown in FIG. That is, for example, when the transmission apparatus 11 (FIG. 8) is configured without the time interleaver 118, the SISO / MISO encoder 119, the frequency interleaver 120, and the frequency interleaver 124, the reception apparatus 12 A time deinterleaver 163, a SISO / MISO decoder 162, and a frequency deinterleaver 161, which are blocks corresponding to the time interleaver 118, SISO / MISO encoder 119, frequency interleaver 120, and frequency interleaver 124, respectively, of the transmission apparatus 11. And it can comprise without providing the frequency deinterleaver 153.
- FIG. 143 is a block diagram illustrating a configuration example of the bit deinterleaver 165 in FIG. 142.
- the bit deinterleaver 165 includes a block deinterleaver 54 and a groupwise deinterleaver 55, and performs (bit) deinterleaving of symbol bits of a symbol which is data from the demapper 164 (FIG. 142).
- the block deinterleaver 54 targets the symbol bit of the symbol from the demapper 164 and performs block deinterleave corresponding to the block interleave performed by the block interleaver 25 in FIG.
- Block deinterleaving is performed to return the position of the code bits (likelihood) of the LDPC codes rearranged by interleaving to the original position, and the resulting LDPC code is supplied to the group-wise deinterleaver 55.
- the group-wise deinterleaver 55 targets the LDPC code from the block deinterleaver 54 and performs group-wise deinterleave corresponding to the group-wise interleave performed by the group-wise interleaver 24 in FIG. 9 (reverse processing of the group-wise interleave). That is, for example, by reordering the code bits of the LDPC code whose arrangement has been changed in units of bit groups by the groupwise interleaving described with reference to FIG. 97, groupwise deinterleaving is performed to restore the original order.
- the bit deinterleaver 165 uses the parity corresponding to the parity interleaving.
- Deinterleaving reverse processing of parity interleaving, that is, parity deinterleaving for returning the code bits of the LDPC code whose sequence has been changed by parity interleaving
- block deinterleaving corresponding to block interleaving and groupwise interleaving All of the groupwise deinterleaves corresponding to can be performed.
- bit deinterleaver 165 of FIG. 143 the block deinterleaver 54 that performs block deinterleave corresponding to block interleave, and the groupwise deinterleaver 55 that performs groupwise deinterleave corresponding to groupwise interleave, Although provided, a block that performs parity deinterleaving corresponding to parity interleaving is not provided, and parity deinterleaving is not performed.
- bit deinterleaver 165 groupwise deinterleaver 55
- LDPC decoder 166 an LDPC code subjected to block deinterleaving and groupwise deinterleaving and not subjected to parity deinterleaving. Is supplied.
- the LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 and performs column replacement corresponding to parity interleaving on the DVB parity check matrix H used by the LDPC encoder 115 in FIG. 8 for LDPC encoding. Perform at least a conversion parity check matrix (or a conversion parity check matrix (FIG. 29) obtained by performing row replacement on the ETRI parity check matrix (FIG. 27)), and obtain the resulting data as an LDPC target. Output as data decryption result.
- FIG. 144 is a flowchart for explaining processing performed by the demapper 164, the bit deinterleaver 165, and the LDPC decoder 166 in FIG. 143.
- step S111 the demapper 164 demaps and orthogonally demodulates the data from the time deinterleaver 163 (data on the constellation mapped to the signal points), supplies it to the bit deinterleaver 165, and performs the processing.
- the process proceeds to step S112.
- step S112 the bit deinterleaver 165 performs deinterleaving (bit deinterleaving) of data from the demapper 164, and the process proceeds to step S113.
- step S112 in the bit deinterleaver 165, the block deinterleaver 54 performs block deinterleaving on the data (symbol) from the demapper 164, and the code bits of the LDPC code obtained as a result are grouped. Supplied to the wise deinterleaver 55.
- the groupwise deinterleaver 55 performs groupwise deinterleaving on the LDPC code from the block deinterleaver 54 and supplies the resulting LDPC code (its likelihood) to the LDPC decoder 166.
- step S113 the LDPC decoder 166 performs LDPC decoding of the LDPC code from the group-wise deinterleaver 55 using the parity check matrix H used by the LDPC encoder 115 of FIG. 8 for LDPC encoding.
- the conversion check matrix obtained from the matrix H is used, and the data obtained as a result is output to the BCH decoder 167 as the decoding result of the LDPC target data.
- a block deinterleaver 54 that performs block deinterleaving and a groupwise deinterleaver 55 that performs groupwise deinterleaving are configured separately for convenience of explanation.
- the block deinterleaver 54 and the groupwise deinterleaver 55 can be configured integrally.
- the LDPC decoding performed by the LDPC decoder 166 of FIG. 142 will be further described.
- the block deinterleave and the groupwise deinterleave from the groupwise deinterleaver 55 are performed, and the LDPC code for which the parity deinterleave is not performed is performed.
- 8 is obtained by performing at least column replacement corresponding to parity interleaving on the DVB parity check matrix H used by the LDPC encoder 115 of FIG. 8 for LDPC encoding. This is performed using a conversion parity check matrix (FIG. 29) obtained by performing row substitution on (FIG. 27).
- FIG. 145 is a diagram illustrating an example of a parity check matrix H of an LDPC code having a code length N of 90 and an encoding rate of 2/3.
- 0 is represented by a period (.).
- the parity matrix has a staircase structure.
- FIG. 146 is a diagram showing a parity check matrix H ′ obtained by subjecting the parity check matrix H of FIG. 145 to row replacement of Expression (11) and column replacement of Expression (12).
- s, t, x, and y are integers in the range of 0 ⁇ s ⁇ 5, 0 ⁇ t ⁇ 6, 0 ⁇ x ⁇ 5, 0 ⁇ t ⁇ 6, respectively. It is.
- the first, seventh, thirteenth, nineteenth and twenty-fifth rows which are divided by six and the remainder is 1, the first, second, third, fourth, and fifth rows respectively.
- the second, eighth, eighth, ninth, and tenth lines that are divided by the remainder of 2 are replaced with the sixth, seventh, eighth, ninth, and tenth lines, respectively.
- the 61st column, the 61st column (parity matrix) and the 61st column, the 67th column, the 73rd column, the 79th column, and the 85th column whose remainder is 1 are divided by 61, respectively.
- 62, 63, 64, and 65, the 62, 68, 74, 80, and 86 columns, which are divided by 6 and have a remainder of 2 are called 66, 67, 68, 69, and 70 columns, respectively.
- the replacement is performed accordingly.
- the matrix obtained by performing row and column replacement on the parity check matrix H in FIG. 145 is the parity check matrix H ′ in FIG. 146.
- the parity check matrix H ′ in FIG. 146 is the K + qx + y + 1-th column of the parity check matrix H in FIG. 145 (hereinafter referred to as the original parity check matrix as appropriate) as the K + Py + x + 1-th column.
- This is a conversion check matrix obtained by performing at least column replacement to be replaced with this column.
- the transformed parity check matrix H ′ in FIG. 146 is multiplied by 0 vector. That is, if the row vector obtained by performing column substitution of Expression (12) on the row vector c as the LDPC code (one codeword) of the original check matrix H is expressed as c ′, the property of the check matrix , Hc T is a 0 vector, and H'c ' T is naturally a 0 vector.
- the conversion parity check matrix H ′ in FIG. 146 is a parity check matrix of the LDPC code c ′ obtained by performing the column replacement of the equation (12) on the LDPC code c of the original parity check matrix H.
- the column replacement of equation (12) is performed on the LDPC code c of the original check matrix H, and the LDPC code c ′ after the column replacement is decoded using the conversion check matrix H ′ of FIG. 146 (LDPC decoding). Then, the decoding result similar to the case of decoding the LDPC code of the original parity check matrix H using the parity check matrix H is obtained by performing the inverse permutation of the column permutation of the equation (12) on the decoding result. Can do.
- FIG. 147 is a diagram showing the conversion check matrix H ′ in FIG. 146 with an interval in a unit of 5 ⁇ 5 matrix.
- FIG. 148 is a block diagram illustrating a configuration example of a decoding device that performs such decoding.
- FIG. 148 performs decoding of the LDPC code using at least the transformed parity check matrix H ′ of FIG. 147 obtained by performing column replacement of Equation (12) on the original parity check matrix H of FIG. 2 shows a configuration example of a decoding device.
- Decoding apparatus six FIFO 300 1 to the edge data storage memory 300 consisting of 300 6, FIFO 300 1 to the selector 301 for selecting 300 6, a check node calculation section 302,2 one cyclic shift circuit 303 and 308 in FIG. 148, 18 FIFOs 304 1 to 304 18 the edge data storage memory 304 consisting of, FIFOs 304 1 to 304 18 to select the selector 305, the reception data memory 306 for storing received data, a variable node calculation section 307, a decoded word calculation section 309
- the branch data storage memory 300 is composed of six FIFOs 300 1 to 300 6 that are the numbers obtained by dividing the number of rows 30 of the conversion parity check matrix H ′ of FIG. .
- the storage area of the first stage of the FIFO 300 1 includes (1, 1) to (5, 5) of the conversion parity check matrix H ′. The data corresponding to the position of 1 in the 5 ⁇ 5 unit matrix is stored.
- the shift check matrix H '(1,21) to (5,25) shift matrix (shift matrix obtained by cyclically shifting three 5 ⁇ 5 unit matrices to the right by 3)
- the data corresponding to the 1 position is stored.
- the third to eighth storage areas store data in association with the conversion parity check matrix H ′.
- 1 in the first row of the 5 ⁇ 5 unit matrix is replaced with 0 in the shift matrix from (1,86) to (5,90) of the conversion check matrix H ′. Data corresponding to one position of the shift matrix that has been shifted by one to the left.
- the storage area of the first stage of the FIFO 300 2 has a sum matrix of (6,1) to (10,5) of the conversion check matrix H ′ (5 ⁇ 5 unit matrix cyclically shifted by one to the right)
- the data corresponding to the position of 1 of the first shift matrix constituting the first shift matrix and the sum matrix which is the sum of the second shift matrix cyclically shifted by two to the right is stored.
- the second storage area stores data corresponding to position 1 of the second shift matrix constituting the sum matrix of (6,1) to (10,5) of the conversion check matrix H ′.
- the constituent matrix is a P ⁇ P unit matrix having a weight of 1, a quasi-unit matrix in which one or more of the elements of the unit matrix are 0, or Data corresponding to the unit matrix, quasi-unit matrix, or 1 position of the shift matrix when the unit matrix or quasi-unit matrix is expressed in the form of a plurality of shift matrices obtained by cyclically shifting the unit matrix or quasi-unit matrix (Messages corresponding to branches belonging to the unit matrix, quasi-unit matrix, or shift matrix) are stored in the same address (the same FIFO among the FIFOs 300 1 to 300 6 ).
- the third to ninth storage areas are also stored in association with the conversion check matrix H ′.
- the FIFOs 300 3 to 300 6 store data in association with the conversion check matrix H ′.
- Edge data storage memory 304, the column number 90 of the conversion parity check matrix H ', and a 18 FIFOs 304 1 to 304 18 divided by 5 is the column number of the component matrices (unit size P).
- the FIFO304 1 the data corresponding to the first position from the first row of the conversion parity check matrix H of FIG. 147 'to the fifth column (messages u j from the check nodes) are packed vertically in each column both Stored in the form (ignoring 0). That is, data corresponding to the position of 1 in the 5 ⁇ 5 unit matrix of (1, 1) to (5, 5) of the conversion parity check matrix H ′ is stored in the first-stage storage area of the FIFO 304 1 . .
- the sum matrix of (6,1) to (10,5) of the conversion check matrix H ′ (the first shift obtained by cyclically shifting one 5 ⁇ 5 unit matrix to the right by one)
- the data corresponding to the position of 1 of the first shift matrix constituting the matrix and the sum matrix that is the sum of the matrix and the second shift matrix cyclically shifted by two to the right is stored.
- the third storage area stores data corresponding to position 1 of the second shift matrix constituting the sum matrix of (6,1) to (10,5) of the conversion check matrix H ′.
- the constituent matrix is a P ⁇ P unit matrix having a weight of 1, a quasi-unit matrix in which one or more of the elements of the unit matrix are 0, or Data corresponding to the unit matrix, quasi-unit matrix, or 1 position of the shift matrix when the unit matrix or quasi-unit matrix is expressed in the form of a plurality of shift matrices obtained by cyclically shifting the unit matrix or quasi-unit matrix (identity matrix, the message corresponding to the branch belonging to quasi unit matrix or shift matrix) are stored in the same address (same FIFO from among the FIFOs 304 1 to 304 18).
- data is also stored in the storage areas of the fourth and fifth stages in association with the conversion parity check matrix H ′.
- the number of stages in the storage area of the FIFO 304 1 is 5, which is the maximum number of 1s (Hamming weights) in the row direction in the first to fifth columns of the conversion parity check matrix H ′.
- the FIFOs 304 2 and 304 3 store data in association with the conversion parity check matrix H ′, and each has a length (number of stages) of 5.
- the FIFOs 304 4 to 304 12 store data in association with the conversion check matrix H ′, and each has a length of 3.
- the FIFOs 304 13 to 304 18 store data in association with the conversion check matrix H ′, and each has a length of 2.
- the branch data storage memory 300 includes six FIFOs 300 1 to 300 6 , and to which row of the conversion check matrix H ′ in FIG. 147 the five messages D311 supplied from the preceding cyclic shift circuit 308 belong. according to the information (Matrix data) D312, a FIFO to store the data, select from among the FIFO300 1 to 300 6, will be stored in the order together five messages D311 to the selected FIFO. Also, the edge data storage memory 300, when reading data, sequentially reads five messages D300 1 from FIFO 300 1, supplied to the next stage of the selector 301. The branch data storage memory 300 reads the messages in order from the FIFOs 300 2 to 300 6 after reading the messages from the FIFO 300 1 and supplies them to the selector 301.
- the selector 301 selects five messages from the FIFO from which the current data is read out of the FIFOs 300 1 to 300 6 according to the select signal D301, and supplies the selected message to the check node calculation unit 302 as a message D302.
- Check node calculation section 302, 302 1 five check node calculator to consist 302 5, messages D302 (D302 1 to D302 5) supplied through the selector 301 using (messages v i of the expression (7)), A check node operation is performed according to Equation (7), and five messages D303 (D303 1 to D303 5 ) (message u j in Equation (7)) obtained as a result of the check node operation are supplied to the cyclic shift circuit 303.
- the cyclic shift circuit 303 circulates the five messages D303 1 to D303 5 obtained by the check node calculation unit 302 using unit matrices (or quasi-unit matrices) whose corresponding branches are the original in the conversion check matrix H ′.
- a cyclic shift is performed based on the information (Matrix data) D305 indicating whether the data has been click-shifted, and the result is supplied to the branch data storage memory 304 as a message D304.
- the branch data storage memory 304 includes 18 FIFOs 304 1 to 304 18 , and according to information D 305 indicating which row of the conversion check matrix H ′ the five messages D 304 supplied from the preceding cyclic shift circuit 303 belong to.
- the FIFO for storing data is selected from the FIFOs 304 1 to 304 18 , and the five messages D 304 are collectively stored in the selected FIFO in order.
- the edge data storage memory 304 when reading data, sequentially reads five messages D306 1 from FIFOs 304 1, supplied to the next stage of the selector 305.
- Edge data storage memory 304 after completion of the data read from the FIFOs 304 1, from FIFOs 304 2 to 304 18, sequentially reads out a message, to the selector 305.
- the selector 305 selects five messages from the FIFO from which the current data is read out of the FIFOs 304 1 to 304 18 in accordance with the select signal D307, and as the message D308, the variable node calculation unit 307 and the decoded word calculation unit 309.
- the received data rearrangement unit 310 rearranges the LDPC code D313 corresponding to the parity check matrix H in FIG. 145 received through the communication path 13 by performing column replacement of Expression (12), and receives the received data D314 as The data is supplied to the reception data memory 306.
- the reception data memory 306 calculates and stores reception LLRs (log likelihood ratios) from the reception data D314 supplied from the reception data rearrangement unit 310, and collects the reception LLRs by five as reception values D309.
- the variable node calculation unit 307 and the decoded word calculation unit 309 are supplied.
- the variable node calculation unit 307 includes five variable node calculators 307 1 to 307 5 , a message D308 (D308 1 to D308 5 ) (message u j in Expression (1)) supplied through the selector 305, and received data. using five reception values supplied from use memory 306 D309 (formula (reception values u 0i 1)), the variable node operation according to equation (1), to the message D310 (D310 1 not obtained as a result of the calculation D310 5 ) (message v i in equation (1)) is supplied to the cyclic shift circuit 308.
- the cyclic shift circuit 308 cyclically shifts the message D310 1 to D310 5 calculated by the variable node calculation unit 307 by a number of unit matrices (or quasi-unit matrices) whose corresponding branches are the original in the transformation check matrix H ′. A cyclic shift is performed based on the information as to whether or not the data has been obtained, and the result is supplied to the branch data storage memory 300 as a message D311.
- the LDPC code can be decoded once (variable node calculation and check node calculation) by performing the above operation once.
- the decoding apparatus in FIG. 148 decodes the LDPC code a predetermined number of times, and then obtains and outputs a final decoding result in the decoded word calculation unit 309 and the decoded data rearrangement unit 311.
- the decoded word calculation unit 309 includes five decoded word calculators 309 1 to 309 5 , and five messages D308 (D308 1 to D308 5 ) (message u j in Expression (5)) output from the selector 305 and Using the five reception values D309 (the reception value u 0i in equation (5)) supplied from the reception data memory 306, the decoding result (decoding) based on equation (5) is used as the final stage of multiple times of decoding. And the decoded data D315 obtained as a result is supplied to the decoded data rearranging unit 311.
- the decoded data rearranging unit 311 rearranges the order of the decoded data D315 supplied from the decoded word calculation unit 309 by performing the column replacement in the formula (12), and obtains the final decoding result. Output as D316.
- one or both of row permutation and column permutation is applied to the parity check matrix (original parity check matrix), and one or more of the P ⁇ P unit matrix and one of its elements is set to 0.
- a quasi-unit matrix, a unit matrix or a shift matrix obtained by cyclically shifting a quasi-unit matrix, a unit matrix, a quasi-unit matrix, a sum matrix that is a sum of shift matrices, or a combination of P ⁇ P 0 matrices By converting to a parity check matrix (conversion parity check matrix) that can be represented by a combination of constituent matrices, decoding of LDPC code, check node operation and variable node operation, P smaller than the number of rows and columns of the parity check matrix It is possible to adopt an architecture that is performed simultaneously.
- the LDPC decoder 166 performs LDPC decoding by simultaneously performing P check node operations and P variable node operations.
- the parity check matrix of the LDPC code output from the LDPC encoder 115 that constitutes the transmission apparatus 11 of FIG. 8 is, for example, the parity matrix shown in FIG.
- the parity interleaver 23 of the transmission apparatus 11 interleaves the K + qx + y + 1-th code bit at the position of the K + Py + x + 1-th code bit.
- the information length K is set to 60
- the unit size P is set to 5
- the group-wise deinterleaver 55 sends the LDPC code to which the parity deinterleave has not been performed, that is, the sequence of Expression (12).
- the LDPC code in a state where the replacement is performed is supplied, and the LDPC decoder 166 performs the same processing as that of the decoding device in FIG. 148 except that the column replacement of Expression (12) is not performed.
- FIG. 149 is a diagram illustrating a configuration example of the LDPC decoder 166 of FIG.
- the LDPC decoder 166 is configured in the same manner as the decoding device of FIG. 148 except that the received data rearrangement unit 310 of FIG. 148 is not provided, and the column replacement of equation (12) is performed. Except for the above, since the same processing as that of the decoding device of FIG. 148 is performed, the description thereof is omitted.
- the scale can be reduced as compared with the decoding apparatus of FIG.
- the code length N of the LDPC code is 90
- the information length K is 60
- the unit size (number of rows and columns of the constituent matrix) P is 5.
- the divisor q is M / P and each LDPC code.
- the LDPC decoder 166 of FIG. 149 performs P check node computation and P variable node computation simultaneously for such LDPC code, This is applicable when performing LDPC decoding.
- the parity part of the decoded result is unnecessary, and when only the information bits of the decoded result are output, the LDPC decoder 166 without the decoded data rearranging unit 311 is output. Can be configured.
- FIG. 150 is a block diagram showing a configuration example of the block deinterleaver 54 of FIG.
- the block deinterleaver 54 is configured in the same manner as the block interleaver 25 described with reference to FIG.
- the block deinterleaver 54 has a storage area called part 1 (part 1) and a storage area called part 2 (part 2). Both parts 1 and 2 are 1 in the row direction.
- a column as a storage area that stores bits and stores a predetermined number of bits in the column direction is configured by a number C equal to the number m of symbols in the row direction.
- the block deinterleaver 54 performs block deinterleaving by writing and reading LDPC codes for parts 1 and 2.
- LDPC codes (which are symbols) are written in the order in which the block interleaver 25 in FIG. 94 reads the LDPC codes.
- LDPC codes are read in the order in which the block interleaver 25 in FIG. 94 writes LDPC codes.
- the LDPC code is written in the column direction and read in the row direction for the parts 1 and 2, but the block deinterleaver 54 in FIG. In interleaving, LDPC codes are written in the row direction and read in the column direction for parts 1 and 2.
- bit deinterleaver 165 is a block diagram showing another configuration example of the bit deinterleaver 165 of FIG.
- bit deinterleaver 165 in FIG. 151 has the same configuration as that in FIG. 143 except that a parity deinterleaver 1011 is newly provided.
- the bit deinterleaver 165 includes a block deinterleaver 54, a groupwise deinterleaver 55, and a parity deinterleaver 1011.
- the bit deinterleaver 165 performs bit deinterleaving of code bits of the LDPC code from the demapper 164. .
- the block deinterleaver 54 targets the LDPC code from the demapper 164, and performs block deinterleave corresponding to the block interleave performed by the block interleaver 25 of the transmission apparatus 11 (block inverse interleaving process), that is, block interleave.
- Block deinterleaving is performed to return the position of the code bit replaced by the original position to the original position, and the resulting LDPC code is supplied to the groupwise deinterleaver 55.
- the groupwise deinterleaver 55 performs groupwise deinterleaving corresponding to the groupwise interleaving as the rearrangement process performed by the groupwise interleaver 24 of the transmission device 11 on the LDPC code from the block deinterleaver 54.
- the LDPC code obtained as a result of groupwise deinterleaving is supplied from the groupwise deinterleaver 55 to the parity deinterleaver 1011.
- the parity deinterleaver 1011 targets the code bit after groupwise deinterleaving in the groupwise deinterleaver 55, and performs parity deinterleaving corresponding to the parity interleaving performed by the parity interleaver 23 of the transmission device 11 (inverse of parity interleaving). In other words, parity deinterleaving is performed to return the code bits of the LDPC code whose arrangement has been changed by parity interleaving to the original order.
- the LDPC code obtained as a result of parity deinterleaving is supplied from the parity deinterleaver 1011 to the LDPC decoder 166.
- the LDPC decoder 166 has the LDPC code subjected to block deinterleaving, groupwise deinterleaving, and parity deinterleaving, that is, LDPC coding according to the check matrix H.
- the LDPC code obtained by is supplied.
- the LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 using the parity check matrix H used by the LDPC encoder 115 of the transmission device 11 for LDPC encoding. That is, the LDPC decoder 166 uses the LDPC decoding of the LDPC code from the bit deinterleaver 165, using the (DVB method) check matrix H itself used by the LDPC encoder 115 of the transmission device 11 for LDPC encoding, or A parity check matrix obtained by performing at least column permutation equivalent to parity interleaving on the parity check matrix H (for the ETRI scheme, column permutation is applied to the parity check matrix used for LDPC coding (FIG. 27)). The parity check matrix (FIG. 28) obtained in this way or the parity check matrix (FIG. 27) used for LDPC encoding is used to perform the row permutation (using the transform parity check matrix (FIG. 29)).
- the LDPC decoding of the code is column-replaced with the check matrix H itself (for the DVB method) used by the LDPC encoder 115 of the transmission apparatus 11 for LDPC encoding (for the ETRI method, the check matrix used for LDPC encoding (FIG. 27))
- the parity check matrix FIG. 27
- the LDPC decoder 166 performs, for example, full serial processing for sequentially calculating messages (check node message, variable node message) one node at a time.
- Decoding device that performs LDPC decoding using the full (serial) decoding method, and message operation for all nodes simultaneously (in parallel) It is possible to configure with a decoding device that performs LDPC decoding using a full parallel decoding scheme.
- LDPC decoder 166 performs LDPC decoding of the LDPC code, and at least performs column replacement corresponding to parity interleaving on (DVB method) parity check matrix H used by LDPC encoder 115 of transmitting apparatus 11 for LDPC encoding.
- DVB method parity interleaving on
- the LDPC decoder Reference numeral 166 denotes an architecture decoding device that simultaneously performs P (or a divisor other than 1 of P) check node operations and variable node operations, and column replacement (parity interleaving) for obtaining a conversion check matrix
- the decoding apparatus having the received data rearrangement unit 310 that rearranges the code bits of the LDPC code by performing the same column replacement on the LDPC code (FIG. 14). 8).
- FIG. 151 for convenience of explanation, a block deinterleaver 54 that performs block deinterleaving, a groupwise deinterleaver 55 that performs groupwise deinterleaving, and a parity deinterleaver 1011 that performs parity deinterleaving are illustrated. However, two or more of the block deinterleaver 54, the groupwise deinterleaver 55, and the parity deinterleaver 1011 are included in the parity interleaver 23, the groupwise interleaver 24, And like the block interleaver 25, it can comprise integrally.
- FIG. 152 is a block diagram illustrating a first configuration example of a receiving system to which the receiving device 12 can be applied.
- the reception system includes an acquisition unit 1101, a transmission path decoding processing unit 1102, and an information source decoding processing unit 1103.
- the acquisition unit 1101 obtains a signal including an LDPC code obtained by LDPC encoding at least LDPC target data such as program image data and audio data, for example, terrestrial digital broadcasting, satellite digital broadcasting, CATV network, the Internet, and the like. Obtained via a transmission path (communication path) (not shown) such as a network of the network, and supplied to the transmission path decoding processing unit 1102.
- a transmission path communication path
- the acquisition unit 1101 when the signal acquired by the acquisition unit 1101 is broadcast from a broadcasting station via a terrestrial wave, a satellite wave, a CATV (Cable Television) network, or the like, the acquisition unit 1101 includes a tuner, It consists of STB (Set Top Box). Further, when the signal acquired by the acquisition unit 1101 is transmitted from a web server by multicast such as IPTV (Internet Protocol) Television, for example, the acquisition unit 1101 may be a NIC (Network Interface Card) or the like. Network I / F (Inter face).
- NIC Network Interface Card
- the transmission path decoding processing unit 1102 corresponds to the receiving device 12.
- the transmission path decoding processing unit 1102 performs a transmission path decoding process including at least processing for correcting an error occurring in the transmission path on the signal acquired by the acquisition unit 1101 via the transmission path, and obtains a signal obtained as a result thereof.
- the information is supplied to the information source decoding processing unit 1103.
- the signal acquired by the acquisition unit 1101 via the transmission path is a signal obtained by performing at least error correction coding for correcting an error occurring in the transmission path.
- the transmission path decoding processing unit 1102 Such a signal is subjected to transmission path decoding processing such as error correction processing, for example.
- examples of error correction coding include LDPC coding and BCH coding.
- at least LDPC encoding is performed as error correction encoding.
- the transmission path decoding process may include demodulation of the modulation signal.
- the information source decoding processing unit 1103 performs an information source decoding process including at least a process of expanding the compressed information into the original information on the signal subjected to the transmission path decoding process.
- the signal acquired by the acquisition unit 1101 via the transmission path may be subjected to compression coding for compressing information in order to reduce the amount of data such as images and sounds as information.
- the information source decoding processing unit 1103 performs information source decoding processing such as processing (decompression processing) for expanding the compressed information to the original information on the signal subjected to the transmission path decoding processing.
- the information source decoding processing unit 1103 performs a process of expanding the compressed information to the original information. I will not.
- examples of the decompression process include MPEG decoding.
- the transmission path decoding process may include descrambling and the like in addition to the decompression process.
- the acquisition unit 1101 for example, compression coding such as MPEG coding is performed on data such as images and sound, and further error correction codes such as LDPC coding are performed.
- the processed signal is acquired via the transmission path and supplied to the transmission path decoding processing unit 1102.
- transmission path decoding processing unit 1102 for example, processing similar to that performed by the reception device 12 is performed on the signal from the acquisition unit 1101 as transmission path decoding processing. This is supplied to the decryption processing unit 1103.
- the information source decoding processing unit 1103 performs information source decoding processing such as MPEG decoding on the signal from the transmission path decoding processing unit 1102 and outputs the resulting image or sound.
- 152 as described above can be applied to, for example, a TV tuner that receives a television broadcast as a digital broadcast.
- the acquisition unit 1101, the transmission path decoding processing unit 1102, and the information source decoding processing unit 1103 are each configured as one independent device (hardware (IC (IntegratedIntegrCircuit) or the like) or software module)). It is possible.
- the set of the unit 1103, the acquisition unit 1101, the transmission path decoding processing unit 1102, and the information source decoding processing unit 1103 can be configured as one independent device.
- FIG. 153 is a block diagram illustrating a second configuration example of the receiving system to which the receiving device 12 can be applied.
- the receiving system in FIG. 153 has an acquisition unit 1101, a transmission path decoding processing unit 1102, and an information source decoding processing unit 1103, and is the same as the case in FIG. 152, in that an output unit 1111 is newly provided. This is different from the case of FIG.
- the output unit 1111 is, for example, a display device that displays an image or a speaker that outputs audio, and outputs an image, audio, or the like as a signal output from the information source decoding processing unit 1103. That is, the output unit 1111 displays an image or outputs sound.
- the reception system of FIG. 153 as described above can be applied to, for example, a TV (television receiver) that receives a television broadcast as a digital broadcast, a radio receiver that receives a radio broadcast, or the like.
- a TV television receiver
- a radio receiver that receives a radio broadcast
- the signal output from the transmission path decoding processing unit 1102 is supplied to the output unit 1111.
- FIG. 154 is a block diagram illustrating a third configuration example of the receiving system to which the receiving device 12 can be applied.
- the reception system of FIG. 154 is common to the case of FIG. 152 in that it includes an acquisition unit 1101 and a transmission path decoding processing unit 1102.
- the receiving system of FIG. 154 is different from the case of FIG. 152 in that the information source decoding processing unit 1103 is not provided and the recording unit 1121 is newly provided.
- the recording unit 1121 records a signal (for example, TS packet of MPEG TS) output from the transmission path decoding processing unit 1102 on a recording (storage) medium such as an optical disk, a hard disk (magnetic disk), or a flash memory (memory). )
- a recording (storage) medium such as an optical disk, a hard disk (magnetic disk), or a flash memory (memory).
- the reception system of FIG. 154 as described above can be applied to a recorder or the like for recording a television broadcast.
- the reception system includes an information source decoding processing unit 1103, and the information source decoding processing unit 1103 performs a signal after the information source decoding processing, that is, an image obtained by decoding, Audio can be recorded by the recording unit 1121.
- FIG. 155 shows a configuration example of an embodiment of a computer in which a program for executing the series of processes described above is installed.
- the program can be recorded in advance in a hard disk 705 or a ROM 703 as a recording medium built in the computer.
- the program is stored temporarily on a removable recording medium 711 such as a flexible disk, a CD-ROM (Compact Disc Read Only Memory), an MO (Magneto Optical) disc, a DVD (Digital Versatile Disc), a magnetic disc, or a semiconductor memory. It can be stored permanently (recorded).
- a removable recording medium 711 can be provided as so-called package software.
- the program is installed in the computer from the removable recording medium 711 as described above, or transferred from the download site to the computer wirelessly via a digital satellite broadcasting artificial satellite, LAN (Local Area Network),
- the program can be transferred to a computer via a network such as the Internet.
- the computer can receive the program transferred in this way by the communication unit 708 and install it in the built-in hard disk 705.
- the computer has a CPU (Central Processing Unit) 702 built-in.
- An input / output interface 710 is connected to the CPU 702 via a bus 701, and the CPU 702 operates an input unit 707 including a keyboard, a mouse, a microphone, and the like by the user via the input / output interface 710.
- a program stored in a ROM (Read Only Memory) 703 is executed accordingly.
- the CPU 702 may be a program stored in the hard disk 705, a program transferred from a satellite or a network, received by the communication unit 708 and installed in the hard disk 705, or a removable recording medium 711 installed in the drive 709.
- the program read and installed in the hard disk 705 is loaded into a RAM (Random Access Memory) 704 and executed.
- the CPU 702 performs processing according to the above-described flowchart or processing performed by the configuration of the above-described block diagram.
- the CPU 702 outputs the processing result from the output unit 706 configured by an LCD (Liquid Crystal Display), a speaker, or the like, for example, via the input / output interface 710 or from the communication unit 708 as necessary. Transmission and further recording on the hard disk 705 are performed.
- processing steps for describing a program for causing a computer to perform various types of processing do not necessarily have to be processed in time series according to the order described in the flowchart, but in parallel or individually. This includes processing to be executed (for example, parallel processing or processing by an object).
- the program may be processed by one computer, or may be processed in a distributed manner by a plurality of computers. Furthermore, the program may be transferred to a remote computer and executed.
- the above-described new LDPC code (the check matrix initial value table) is used regardless of whether the communication path 13 (FIG. 7) is a satellite line, a terrestrial wave, a cable (wired line), or the like. Is possible. Furthermore, the new LDPC code can be used for data transmission other than digital broadcasting.
- the above GW pattern can be applied to other than the new LDPC code.
- the modulation scheme to which the above GW pattern is applied is not limited to 16QAM, 64QAM, 256QAM, or 1024QAM.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
Abstract
La présente invention concerne un dispositif de traitement de données et un procédé de traitement de données, qui permettent d'assurer une excellente qualité de communication lors de l'utilisation d'un code LDPC pour transmettre des données. Dans un entrelacement de groupes, un code LDPC dont la longueur de code N est de 64 800 bits et le débit de code r est de 5/, 7/15 ou 9/15, est entrelacé sur une base de groupes de bits, chaque groupe de bits étant long de 360 bits. Dans un désentrelacement de groupes, le code LDPC entrelacé par groupe est rétabli à son ordonnancement original. Cette technologie peut être appliquée, par exemple, à la transmission de données ou analogue, à l'aide d'un code LDPC.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014042967A JP2015170911A (ja) | 2014-03-05 | 2014-03-05 | データ処理装置、及び、データ処理方法 |
JP2014-042967 | 2014-03-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015133321A1 true WO2015133321A1 (fr) | 2015-09-11 |
Family
ID=54055130
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/055138 WO2015133321A1 (fr) | 2014-03-05 | 2015-02-24 | Dispositif et procédé de traitement de données |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2015170911A (fr) |
WO (1) | WO2015133321A1 (fr) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI665877B (zh) * | 2017-02-06 | 2019-07-11 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
TWI666881B (zh) * | 2017-02-20 | 2019-07-21 | 日商索尼股份有限公司 | Sending method and receiving device |
JP2019126017A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
JP2019126015A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
JP2019126016A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
WO2019142681A1 (fr) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | Procédé de transmission et dispositif de réception |
TWI675555B (zh) * | 2017-02-20 | 2019-10-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
TWI675556B (zh) * | 2017-02-06 | 2019-10-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
TWI677197B (zh) * | 2017-02-20 | 2019-11-11 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
TWI683544B (zh) * | 2018-01-18 | 2020-01-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
US10979172B2 (en) | 2016-11-18 | 2021-04-13 | Sony Corporation | Transmission apparatus, transmission method, reception apparatus, and reception method using LDPC coding |
US11018697B2 (en) | 2017-02-06 | 2021-05-25 | Sony Corporation | Transmission method and reception device |
JP2021141614A (ja) * | 2017-02-20 | 2021-09-16 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
TWI765110B (zh) * | 2017-10-31 | 2022-05-21 | 日商索尼股份有限公司 | 送訊裝置、送訊方法、收訊裝置、及收訊方法 |
US11489545B2 (en) | 2017-10-31 | 2022-11-01 | Sony Corporation | Transmission device, transmission method, reception device, and reception method |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6885029B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6885025B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6885027B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6885028B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6885030B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6891519B2 (ja) | 2017-02-06 | 2021-06-18 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP6891518B2 (ja) | 2017-02-06 | 2021-06-18 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP6852427B2 (ja) | 2017-02-06 | 2021-03-31 | ソニー株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP6897205B2 (ja) * | 2017-02-20 | 2021-06-30 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP7180803B2 (ja) * | 2021-02-26 | 2022-11-30 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007006494A (ja) * | 2005-06-21 | 2007-01-11 | Samsung Electronics Co Ltd | 構造的低密度パリティ検査符号を用いる通信システムにおけるデータ送信/データ受信のための装置及び方法 |
JP2011523318A (ja) * | 2008-06-13 | 2011-08-04 | トムソン ライセンシング | Awgnチャネル上の性能を向上させるための適応型qam伝送方式 |
JP2013005124A (ja) * | 2011-06-15 | 2013-01-07 | Sony Corp | データ処理装置、及び、データ処理方法 |
WO2015045901A1 (fr) * | 2013-09-26 | 2015-04-02 | ソニー株式会社 | Dispositif et procédé de traitement de données |
-
2014
- 2014-03-05 JP JP2014042967A patent/JP2015170911A/ja active Pending
-
2015
- 2015-02-24 WO PCT/JP2015/055138 patent/WO2015133321A1/fr active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007006494A (ja) * | 2005-06-21 | 2007-01-11 | Samsung Electronics Co Ltd | 構造的低密度パリティ検査符号を用いる通信システムにおけるデータ送信/データ受信のための装置及び方法 |
JP2011523318A (ja) * | 2008-06-13 | 2011-08-04 | トムソン ライセンシング | Awgnチャネル上の性能を向上させるための適応型qam伝送方式 |
JP2013005124A (ja) * | 2011-06-15 | 2013-01-07 | Sony Corp | データ処理装置、及び、データ処理方法 |
WO2015045901A1 (fr) * | 2013-09-26 | 2015-04-02 | ソニー株式会社 | Dispositif et procédé de traitement de données |
Non-Patent Citations (1)
Title |
---|
GUARNERI COMMUNICATIONS: "ATSC 3.0 Physical Layer Proposal Rev. 01 ANNEX A", THE PERFORMANCE OF SINGLE CARRIER MULTI-TONE(SCMT) MODULATION, 17 November 2013 (2013-11-17), Retrieved from the Internet <URL:http://www.guarneri-communications.com/wp-content/uploads/2014/04/ATSC-3-PROPOSALanex-A.pdf> [retrieved on 20150511] * |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10979172B2 (en) | 2016-11-18 | 2021-04-13 | Sony Corporation | Transmission apparatus, transmission method, reception apparatus, and reception method using LDPC coding |
TWI665877B (zh) * | 2017-02-06 | 2019-07-11 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
US11201628B2 (en) | 2017-02-06 | 2021-12-14 | Sony Corporation | Transmission method and reception device |
US11018697B2 (en) | 2017-02-06 | 2021-05-25 | Sony Corporation | Transmission method and reception device |
US10812106B2 (en) | 2017-02-06 | 2020-10-20 | Sony Corporation | Transmission method and reception device |
TWI675556B (zh) * | 2017-02-06 | 2019-10-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
TWI675555B (zh) * | 2017-02-20 | 2019-10-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
US11128318B2 (en) | 2017-02-20 | 2021-09-21 | Sony Corporation | Transmission method and reception device |
TWI677197B (zh) * | 2017-02-20 | 2019-11-11 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
JP7120397B2 (ja) | 2017-02-20 | 2022-08-17 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
TWI666881B (zh) * | 2017-02-20 | 2019-07-21 | 日商索尼股份有限公司 | Sending method and receiving device |
JP2021141614A (ja) * | 2017-02-20 | 2021-09-16 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
US10958291B2 (en) | 2017-02-20 | 2021-03-23 | Sony Corporation | Transmission method and reception device |
US10965323B2 (en) | 2017-02-20 | 2021-03-30 | Sony Corporation | Transmission method and reception device |
TWI765110B (zh) * | 2017-10-31 | 2022-05-21 | 日商索尼股份有限公司 | 送訊裝置、送訊方法、收訊裝置、及收訊方法 |
US11489545B2 (en) | 2017-10-31 | 2022-11-01 | Sony Corporation | Transmission device, transmission method, reception device, and reception method |
WO2019142681A1 (fr) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | Procédé de transmission et dispositif de réception |
JP2019126015A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
TWI683544B (zh) * | 2018-01-18 | 2020-01-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
US11271679B2 (en) | 2018-01-18 | 2022-03-08 | Sony Corporation | Transmission method and receiving device |
JP2019126016A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
JP7119431B2 (ja) | 2018-01-18 | 2022-08-17 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
TWI683545B (zh) * | 2018-01-18 | 2020-01-21 | 日商索尼股份有限公司 | 送訊方法及收訊裝置 |
JP7135344B2 (ja) | 2018-01-18 | 2022-09-13 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP7135343B2 (ja) | 2018-01-18 | 2022-09-13 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
JP2019126017A (ja) * | 2018-01-18 | 2019-07-25 | ソニー株式会社 | 送信方法及び受信装置 |
US11533066B2 (en) | 2018-01-18 | 2022-12-20 | Sony Corporation | Transmission method and reception device |
Also Published As
Publication number | Publication date |
---|---|
JP2015170911A (ja) | 2015-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6428650B2 (ja) | データ処理装置、及び、データ処理方法 | |
WO2015125612A1 (fr) | Dispositif de traitement de données et procédé de traitement de données | |
WO2015133321A1 (fr) | Dispositif et procédé de traitement de données | |
WO2015125616A1 (fr) | Dispositif et procédé de traitement de données | |
WO2018092617A1 (fr) | Dispositif et procédé d'émission, et dispositif et procédé de réception | |
WO2015178215A1 (fr) | Dispositif et procédé de traitement de données | |
WO2015178213A1 (fr) | Dispositif et procédé de traitement de données | |
WO2015125614A1 (fr) | Dispositif de traitement de données et procédé de traitement de données | |
WO2015133322A1 (fr) | Dispositif et procédé de traitement de données | |
WO2018092616A1 (fr) | Dispositif et procédé d'émission, dispositif et procédé de réception | |
JP6428649B2 (ja) | データ処理装置、及び、データ処理方法 | |
WO2018092613A1 (fr) | Dispositif et procédé d'émission, et dispositif et procédé de réception | |
WO2015178212A1 (fr) | Dispositif et procédé de traitement de données | |
WO2015125615A1 (fr) | Dispositif et procédé de traitement de données | |
WO2018092614A1 (fr) | Dispositif et procédé d'émission, dispositif et procédé de réception | |
WO2018092618A1 (fr) | Dispositif et procédé d'émission, et dispositif et procédé de réception | |
WO2018092615A1 (fr) | Dispositif et procédé d'émission, et dispositif et procédé de réception | |
WO2015178211A1 (fr) | Dispositif et procédé de traitement de données | |
WO2015141489A1 (fr) | Dispositif et procédé de traitement de données | |
JP2018129565A (ja) | 送信方法、及び、受信装置 | |
WO2015178210A1 (fr) | Dispositif et procédé de traitement de données | |
JP2018129566A (ja) | 送信方法、及び、受信装置 | |
WO2015125613A1 (fr) | Dispositif de traitement de données et procédé de traitement de données | |
WO2015141488A1 (fr) | Dispositif et procédé de traitement de données | |
JP2018129570A (ja) | 送信方法、及び、受信装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15757895 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15757895 Country of ref document: EP Kind code of ref document: A1 |