WO2015109744A1 - 接口转换电路、显示面板驱动方法和显示装置 - Google Patents

接口转换电路、显示面板驱动方法和显示装置 Download PDF

Info

Publication number
WO2015109744A1
WO2015109744A1 PCT/CN2014/080508 CN2014080508W WO2015109744A1 WO 2015109744 A1 WO2015109744 A1 WO 2015109744A1 CN 2014080508 W CN2014080508 W CN 2014080508W WO 2015109744 A1 WO2015109744 A1 WO 2015109744A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
interface
edp
lvds
data format
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2014/080508
Other languages
English (en)
French (fr)
Inventor
郭鲁强
何宗泽
胡巍浩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Display Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to US14/429,120 priority Critical patent/US10447964B2/en
Publication of WO2015109744A1 publication Critical patent/WO2015109744A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006Details of the interface to the display terminal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0125Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards being a high definition standard
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00Aspects of data communication
    • G09G2370/10Use of a protocol of communication by packets in interfaces along the display data pipeline
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00Aspects of data communication
    • G09G2370/14Use of low voltage differential signaling [LVDS] for display data communication
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00Aspects of data communication
    • G09G2370/20Details of the management of multiple sources of image data
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/005Adapting incoming signals to the display format of the display terminal

Definitions

  • Interface conversion circuit display panel driving method, and display device
  • the present disclosure relates to an interface conversion circuit, a display panel driving method, and a display device. Background technique
  • Embodiments of the present disclosure provide an interface conversion circuit, a display panel driving method, and a display device for implementing an ultra high definition image display by using at least an LVDS interface in combination with a UHD display device.
  • the interface conversion circuit includes: a low voltage differential signal LVDS interface and a data format conversion module; the LVDS interface is configured to receive an LVDS signal from an LVDS signal source, and send the LVDS signal to the data format conversion module; The data format conversion module is configured to convert the received LVDS signal into a digital video interface eDP signal.
  • the data format conversion module includes at least: a first data format converter and a second data format converter; the first data format converter is, for example, for converting the LVDS signal into a transistor- Transistor logic level TTL signal; the second data format converter is for example: converting the TTL signal into an eDP signal.
  • the method further includes: a digital video eDP interface, configured to receive an eDP signal from the eDP signal source, and to transmit the eDP signal.
  • a digital video eDP interface configured to receive an eDP signal from the eDP signal source, and to transmit the eDP signal.
  • the switch module further includes a first input end connected to the data format conversion module, a second input end connected to the eDP interface, and an output end connected to the timing controller;
  • the switch module is configured to control an eDP signal from the eDP interface according to a control signal or An eDP signal from the data format conversion module is output to the timing controller.
  • the method further includes: a controller connected to the switch module, and a control interface connected to the controller; the controller is configured to control the control unit when receiving the first control signal from the control interface
  • the switch module outputs an eDP signal from the data format conversion module, and when receiving the second control signal from the control interface, controls the switch module to output an eDP signal from the eDP interface.
  • the method further includes: a controller connected to the switch module, the first input end of the controller is connected to the LVDS interface, and the second input end of the controller is connected to the eDP interface;
  • the controller is configured to, when receiving the first control signal from the LVDS interface, control the switch module to output an eDP signal from the data format conversion module, and when receiving the second control signal from the eDP interface, control The switch module outputs an eDP signal from an eDP interface.
  • An embodiment of the present disclosure provides a display panel driving method, including:
  • the timing controller When receiving the LVDS signal, converting the LVDS signal into the eDP signal, and transmitting the eDP signal to a timing controller; the timing controller processes the eDP signal, and processes the processed eDP signal Output to the display panel.
  • converting the LVDS signal to the eDP signal is, for example, converting the LVDS signal to a TTL signal and converting the TTL signal to the eDP signal.
  • An embodiment of the present disclosure provides a display device including at least an interface conversion circuit and a display panel including a timing controller, the interface conversion circuit being an interface conversion circuit of any of the above modes.
  • Embodiments of the present disclosure provide an interface conversion circuit, a display panel driving method, and a display device. It is used to implement an LVDS interface combined with a UHD display device for ultra high definition image display.
  • the interface conversion circuit includes at least a low voltage differential signal LVDS interface and a data format conversion module; the LVDS interface is configured to receive an LVDS signal from an LVDS signal source, and send the LVDS signal to the data format conversion module;
  • the data format conversion module is configured to convert the received LVDS signal into a digital video interface eDP signal, and realize an LVDS interface combined with a UHD display device to realize ultra high definition image display.
  • FIG. 1 is a schematic structural diagram of an interface conversion circuit according to an embodiment of the present disclosure
  • FIG. 2 is a schematic structural diagram of a data format conversion module according to an embodiment of the present disclosure
  • 3 is a schematic structural diagram of an interface conversion circuit according to an embodiment of the present disclosure
  • FIG. 4 is a third schematic structural diagram of an interface conversion circuit according to an embodiment of the present disclosure
  • FIG. 5 is a fourth schematic structural diagram of an interface conversion circuit according to an embodiment of the present disclosure.
  • FIG. 6 is a fifth schematic structural diagram of an interface conversion circuit according to an embodiment of the present disclosure. detailed description
  • Embodiments of the present disclosure provide an interface conversion circuit, a display panel driving method, and a display device for implementing an ultra high definition image display by using at least an LVDS interface in combination with a UHD display device.
  • the interface conversion circuit includes: a low voltage differential signal LVDS interface and a data format conversion module; the LVDS interface is configured to receive an LVDS signal from an LVDS signal source, and send the LVDS signal to the data format conversion module; The data format conversion module is configured to convert the received LVDS signal into a digital video interface eDP signal. Realize an ultra-high definition image display by combining at least an LVDS interface with a UHD display device.
  • the interface conversion circuit further includes: a digital video eDP interface, configured to receive an eDP signal from the eDP signal source, and send the eDP signal to the timing controller.
  • a digital video eDP interface configured to receive an eDP signal from the eDP signal source, and send the eDP signal to the timing controller.
  • the new Digital Display Interface is a digital interface based on Display Port structure and protocol. It is a new digital audio and video interface defined by the Video Electronics Association (VESA) to replace the traditional analog video interface. (VGA), Digital Video Interface (DVI), and internal interface between system and panel (LVDS interface). Its wide bandwidth, support for high-definition and ultra-high-definition resolution, has great advantages in high-definition display, more and more related modules have been applied to FHD and higher resolution display modules.
  • VESA Video Electronics Association
  • VGA Video Electronics Association
  • DVI Digital Video Interface
  • LVDS interface internal interface between system and panel
  • an interface conversion circuit includes: a low voltage differential signal LVDS interface 1, a data format conversion module 2, and an LVDS interface 1 for receiving an LVDS signal from an LVDS signal source, and the LVDS The signal is sent to the data format conversion module 2; the data format conversion module 2 is configured to convert the LVDS signal into a digital video interface eDP signal.
  • the present disclosure converts the LVDS signal into a digital video interface eDP signal by setting a data format conversion module between the timing controller and the LVDS interface, thereby realizing ultra high definition image display through the LVDS interface.
  • the ultra high definition display panel of the solution can be configured with a system end with an LVDS interface, which improves the compatibility between the system end and the display panel.
  • the data format conversion module 2 is any data format conversion module that can convert an LVDS signal into an eDP signal.
  • it may be a data format converter that directly converts the LVDS signal into an eDP signal; or may be a module that converts the LVDS signal into a signal of a preset format and converts the signal of the preset format into an eDP signal.
  • the data format conversion module 2 includes: a first data format converter 21 and a second data format converter 22; the first data format converter 21 is used, for example, Converting the LVDS signal into a signal of a preset format; the second data format converter 22 is for example: converting the signal of the preset format into an eDP signal.
  • the first data format converter 21 is used, for example, to: convert the LVDS signal into a transistor-transistor logic level signal, that is, convert the 1 ⁇ 08 signal into 1 [0:9], 0[0:9 ],: 6[0:9] signals and corresponding control signals (Control Signals);
  • the second data format converter 22 is for example: converting the TTL signals into eDP signals, ie R[0:9], G [0:9], B[0:9] signals and corresponding control signals (Control Signals) are converted into eDP packets and control signals.
  • the above embodiment implements the conversion of the LVDS signal to the eDP signal by the first data format converter 21 and the second data format converter 22.
  • the interface conversion circuit is connected to the timing controller, and the timing controller is configured to receive the eDP signal sent by the data format conversion module 2, and output the eDP signal to the display panel.
  • the timing controller outputs the eDP signal to the display panel.
  • the timing controller is a timing controller (eDP) with an eDP interface.
  • the display panel is an ultra high definition display panel (UHD display panel).
  • an interface conversion circuit provided by an embodiment of the present disclosure further includes: a digital video eDP interface 4, configured to receive an eDP signal from an eDP signal source, and send the eDP signal to a timing controller.
  • the eDP signal source is connected to the eDP interface to provide an eDP signal to the display device, or the LVDS signal source is connected to the LVDS interface, and the LVDS signal is converted into an eDP signal by the data format conversion module to achieve super HD image display.
  • the interface conversion circuit provided by the embodiment of the present disclosure further includes: a switch module 5, the first input end of the switch module 5 Connected to the data format conversion module, the second input end is connected to the eDP interface, and the output end is connected to the timing controller; the switch module is configured to control an eDP signal from the eDP interface or from a data format according to the control signal Conversion module eDP The signal is output to the timing controller.
  • the eDP signal from the data format conversion module or the eDP signal from the eDP interface can be sent to the timing controller at a certain time, and the eDP signal from the data format conversion module and the eDP signal from the eDP interface can be avoided at the same time. A failure sent to the timing controller occurs.
  • the switch module can be a single pole double throw switch.
  • controller 6 connected to the switch module 5, the controller 6 is configured to: when receiving the first control signal, control the switch module 5 to output an eDP signal from the data format conversion module, and receive Upon reaching the second control signal, the control switch module 5 outputs an eDP signal from the eDP interface.
  • the first control signal or the second control signal is output to the controller to inform the controller to output the eDP signal of the corresponding interface to the timing controller.
  • the controller controls the switch module to output the eDP signal from the data format conversion module when receiving the high level signal, and the controller controls the switch module to output the eDP signal from the data format conversion module when receiving the low level signal.
  • the system side can output the LVDS interface signal and give a high level or low level signal to the controller to control the switch module to output the eDP signal.
  • the switch module can be implemented through a control interface.
  • the control interface can be a control interface 7 independent of the eDP interface and the LVDS interface, or an interface embedded in the eDP interface and the LVDS interface, as shown in FIG.
  • the switch module can also be embedded in the eDP interface and the LVDS interface, that is, the eDP interface and the LVDS interface simultaneously have the function of transmitting control signals.
  • the controller 6 is connected to the switch module 5, and the control interface 7 connected to the controller 6;
  • the controller 6 is configured to control the switch module 5 to output an eDP signal from the data format conversion module 2 upon receiving the first control signal from the control interface 7, and to control the switch when receiving the second control signal from the control interface 7.
  • Module 5 outputs the eDP signal from eDP interface 4.
  • the method further includes: a controller 6 connected to the switch module 5, and the first input end of the controller 6 is connected to the LVDS interface 2, The second input of the controller 6 is connected to the eDP interface 4; the controller 6 is configured to control the switch module 5 to output the eDP signal from the data format conversion module 2 upon receiving the first control signal from the LVDS interface 1, upon receiving When the second control signal from the eDP interface 4 is reached, the control is turned on.
  • the off module 5 outputs the eDP signal from the eDP interface 4.
  • An embodiment of the present disclosure further provides a display device including at least an interface conversion circuit and a display panel including a timing controller, wherein the interface conversion circuit is an interface conversion circuit of any of the modes provided by the above embodiments.
  • the display device may be a display device such as a liquid crystal panel, a liquid crystal display, a liquid crystal television, an organic electroluminescence display OLED panel, an OLED display, an OLED television, or an electronic paper.
  • An embodiment of the present disclosure further provides a display panel driving method, based on the interface conversion circuit, comprising the steps of: converting a LVDS signal into the eDP signal when receiving an LVDS signal.
  • the method further includes: transmitting the eDP signal to a timing controller; the timing controller processes the eDP signal, and outputs the processed eDP signal to the display panel.
  • the process of processing the eDP signal by the timing controller is to process the eDP signal into a gray scale voltage signal for driving the pixel to realize image display, which is similar to the known technique and will not be described herein.
  • the LVDS signal can reduce electromagnetic interference, the immunity to noise is high, and data transmission through the LVDS interface still accounts for a large proportion.
  • converting the LVDS signal into the eDP signal is, for example:
  • the LVDS signal is converted to a TTL signal, which is then converted into the eDP signal.
  • the eDP signal is sent to the switch module, and the control signal is sent to the controller, and the controller turns on the corresponding data channel of the switch module according to the control signal, so that The eDP signal is transmitted to a timing controller.
  • the embodiment of the present disclosure converts an LVDS signal from an LVDS interface into an eDP signal by setting a data format conversion module between the timing controller and the LVDS interface, and the timing controller receives the eDP signal to drive the display panel.
  • the timing controller receives the eDP signal to drive the display panel.
  • an eDP interface connected to the timing controller is further provided, so that the eDP signal driving display panel realizes ultra-high definition image display, and at the same time realizes multi-interface input function.
  • the spirit and scope of the public Thus, it is intended that the present invention cover the modifications and the modifications

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种接口转换电路、显示面板驱动方法和显示装置,用以实现一种至少通过LVDS接口结合UHD显示装置实现超高清图像显示。所述接口转换电路,包括:低压差分信号LVDS接口和数据格式转换模块;所述LVDS接口,用于接收来自LVDS信号源的LVDS信号,将所述LVDS信号发送给所述数据格式转换模块;所述数据格式转换模块,用于将接收到的所述LVDS信号转换成数字视频接口eDP信号。

Description

接口转换电路、 显示面板驱动方法和显示装置 技术领域
本公开涉及一种接口转换电路、 显示面板驱动方法和显示装置。 背景技术
随着显示技术的发展, 显示面板的分辨率越来越高。 分辨率不超过 1280*720标清 SD ( Standard Definition )显示, 已经不能满足部分消费者的 需求。全高清( Full High Definition, FHD )显示器已经开始普及,超高清 (Ultra High Definition , UHD)也经逐渐涌入市场, 成为人们追求的目标。
已知的技术在内部接口方面, 传统的低压差分信号 (LVDS )接口应用 到高分辨率的 UHD显示面板时, 需要较多通道数, 设计复杂, 而且传统具 有 LVDS输出接口的系统端无法兼容具有 eDP接口的显示面板。 发明内容
本公开的实施例提供一种接口转换电路、显示面板驱动方法和显示装置, 用以实现一种至少通过 LVDS接口结合 UHD显示装置实现超高清图像显示。
所述接口转换电路, 包括: 低压差分信号 LVDS接口和数据格式转换模 块;所述 LVDS接口,用于接收来自 LVDS信号源的 LVDS信号,将所述 LVDS 信号发送给所述数据格式转换模块; 所述数据格式转换模块, 用于将接收到 的所述 LVDS信号转换成数字视频接口 eDP信号。
在一些实施例中, 所述数据格式转换模块至少包括: 第一数据格式转换 器和第二数据格式转化器;所述第一数据格式转换器例如用于:将所述 LVDS 信号转换成晶体管-晶体管逻辑电平 TTL信号; 所述第二数据格式转化器例 如用于: 将所述 TTL信号转换成 eDP信号。
在一些实施例中,还包括: 数字视频 eDP接口, 用于接收来自 eDP信号 源的 eDP信号, 还用于发送所述 eDP信号。
在一些实施例中, 还包括开关模块, 所述开关模块的第一输入端与所述 数据格式转换模块相连, 第二输入端与所述 eDP接口相连, 输出端与时序控 制器相连;所述开关模块用于根据控制信号控制来自 eDP接口的 eDP信号或 来自数据格式转换模块的 eDP信号输出给所述时序控制器。
在一些实施例中, 还包括: 与开关模块相连的控制器, 以及与所述控制 器相连的控制接口; 所述控制器用于在接收到来自所述控制接口的第一控制 信号时, 控制所述开关模块输出来自数据格式转换模块的 eDP信号, 在接收 到来自所述控制接口的第二控制信号时,控制所述开关模块输出来自 eDP接 口的 eDP信号。
在一些实施例中, 还包括: 与开关模块相连的控制器, 所述控制器的第 一输入端与所述 LVDS接口相连,所述控制器的第二输入端与所述 eDP接口 相连; 所述控制器用于在接收到来自所述 LVDS接口的第一控制信号时, 控 制所述开关模块输出来自数据格式转换模块的 eDP信号,在接收到来自所述 eDP接口的第二控制信号时, 控制所述开关模块输出来自 eDP接口的 eDP 信号。
本公开的实施例提供一种显示面板驱动方法, 包括:
当接收到 LVDS信号时, 将所述 LVDS信号转换成所述 eDP信号, 将所 述 eDP信号发送给时序控制器; 所述时序控制器对所述 eDP信号进行处理, 并将处理后的 eDP信号输出给显示面板。
在一些实施例中, 将所述 LVDS信号转换成所述 eDP信号, 例如为: 将 所述 LVDS信号转换成 TTL信号,再将所述 TTL信号转化成所述 eDP信号。
本公开的实施例提供一种显示装置, 至少包括接口转换电路和包括时序 控制器的显示面板, 所述接口转换电路为上述任一方式的接口转换电路。
本公开的实施例提供一种接口转换电路、显示面板驱动方法和显示装置。 用以实现一种 LVDS接口结合 UHD显示装置实现超高清图像显示。所述接口 转换电路至少包括低压差分信号 LVDS接口和数据格式转换模块;所述 LVDS 接口, 用于接收来自 LVDS信号源的 LVDS信号, 将所述 LVDS信号发送给 所述数据格式转换模块; 所述数据格式转换模块,用于将接收到的所述 LVDS 信号转换成数字视频接口 eDP信号, 实现了一种 LVDS接口结合 UHD显示 装置实现超高清图像显示。 附图说明
图 1为本公开的实施例提供的接口转换电路结构示意图之一;
图 2为本公开的实施例提供的数据格式转换模块示例性结构示意图; 图 3为本公开的实施例提供的接口转换电路结构示意图之二; 图 4为本公开的实施例提供的接口转换电路结构示意图之三;
图 5为本公开的实施例提供的接口转换电路结构示意图之四;
图 6为本公开的实施例提供的接口转换电路结构示意图之五。 具体实施方式
本公开的实施例提供一种接口转换电路、显示面板驱动方法和显示装置, 用以实现一种至少通过 LVDS接口结合 UHD显示装置实现超高清图像显示。
所述接口转换电路, 包括: 低压差分信号 LVDS接口和数据格式转换模 块;所述 LVDS接口,用于接收来自 LVDS信号源的 LVDS信号,将所述 LVDS 信号发送给所述数据格式转换模块; 所述数据格式转换模块, 用于将接收到 的所述 LVDS信号转换成数字视频接口 eDP信号。 实现一种至少通过 LVDS 接口结合 UHD显示装置实现超高清图像显示。
为了扩展所述接口转换电路的功能, 进一步地, 所述接口转换电路还包 括:数字视频 eDP接口,用于接收来自 eDP信号源的 eDP信号,将所述 eDP 信号发送给时序控制器。
新型的数字视频接口 (Embedded Display Port, 简称 eDP )是一种基于 Display Port结构和协议的数字接口, 是视频电子协会(VESA)定义的一种新 型数字音视频接口, 用于取代传统模拟视频接口 (VGA )、 数字视频接口 (DVI)、 以及系统和面板之间的内部接口 (LVDS接口)。 其带宽较宽, 支持 高清及超高清分辨率 ,在高清显示方面具有较大的优势,越来越多的相关模 块已经应用在 FHD以及更高分辨率的显示模组上。
以下将结合附图示例性地说明本公开的实施例提供的技术方案。
参见图 1, 为本公开的实施例提供的接口转换电路, 包括: 低压差分信 号 LVDS接口 1、 数据格式转换模块 2; LVDS接口 1, 用于接收来自 LVDS 信号源的 LVDS信号, 将所述 LVDS信号发送给数据格式转换模块 2; 数据 格式转换模块 2, 用于将所述 LVDS信号转换成数字视频接口 eDP信号。
本公开通过在时序控制器和 LVDS接口之间设置数据格式转换模块, 将 所述 LVDS信号转换成数字视频接口 eDP信号,实现通过 LVDS接口实现超 高清图像显示。 釆用该方案的超高清显示面板可以配置具有 LVDS接口的系 统端, 提高了系统端与显示面板之间的兼容性。 数据格式转换模块 2为任一可实现将 LVDS信号转换成 eDP信号的数据 格式转换模块。例如可以为直接将 LVDS信号转换成 eDP信号的数据格式转 化器; 也可以为将所述 LVDS信号转换成预设格式的信号, 再将所述预设格 式的信号转换为 eDP信号的模块。
参见图 2, 数据格式转换模块 2的其中一种实施方式为: 数据格式转换 模块 2包括: 第一数据格式转换器 21和第二数据格式转化器 22; 第一数据 格式转换器 21例如用于: 将所述 LVDS信号转换成预设格式的信号; 第二 数据格式转化器 22例如用于: 将所述预设格式的信号转换成 eDP信号。
例如, 第一数据格式转换器 21例如用于: 将所述 LVDS信号转换成晶 体管-晶体管逻辑电平丁1^信号,即将1^08信号转换成1 [0:9]、0[0:9]、:6[0:9] 信号和相应的控制信号( Control Signals );第二数据格式转化器 22例如用于: 将所述 TTL信号转换成 eDP信号, 即将 R[0:9]、 G[0:9]、 B[0:9]信号和相应 的控制信号 ( Control Signals )转换成 eDP数据包及控制信号。
上述实施例通过第一数据格式转换器 21和第二数据格式转化器 22实现 了 LVDS信号向 eDP信号的转换。
参见图 1, 接口转换电路与时序控制器相连, 时序控制器用于接收所述 数据格式转换模块 2发送的 eDP信号, 将所述 eDP信号输出给显示面板。
例如, 时序控制器将所述 eDP信号输出给所述显示面板。 时序控制器为 具有 eDP接口的时序控制器( eDP )。所述显示面板为超高清显示面板( UHD 显示面板)。
进一步地, 参见图 3, 本公开的实施例提供的接口转换电路, 还包括: 数字视频 eDP接口 4, 用于接收来自 eDP信号源的 eDP信号, 将所述 eDP 信号发送给时序控制器。
例如, 当需要显示高清图像时, 将 eDP信号源与 eDP接口相连, 为显示 装置提供 eDP信号, 或者将 LVDS信号源与 LVDS接口相连, 通过数据格式 转换模块将 LVDS信号转换为 eDP信号, 实现超高清图像显示。
为了避免来自 LVDS信号源和 eDP信号源提供的数据在输入时引起误输 入, 参见图 4, 本公开的实施例提供的接口转换电路, 进一步包括: 开关模 块 5, 开关模块 5的第一输入端与所述数据格式转换模块相连, 第二输入端 与所述 eDP接口相连, 输出端与所述时序控制器相连; 所述开关模块用于根 据控制信号控制来自 eDP接口的 eDP信号或来自数据格式转换模块的 eDP 信号输出给所述时序控制器。
也就是说, 某一时刻只能将来自数据格式转换模块的 eDP信号或来自 eDP接口的 eDP信号发送给所述时序控制器,避免来自数据格式转换模块的 eDP信号和来自 eDP接口的 eDP信号同时发送给所述时序控制器的不良发 生。
在一些实施例中, 开关模块可以为单刀双掷开关。
参见图 4, 进一步地, 还包括: 控制器 6, 与开关模块 5相连, 控制器 6 用于在接收到第一控制信号时, 控制开关模块 5输出来自数据格式转换模块 的 eDP信号,在接收到第二控制信号时,控制开关模块 5输出来自 eDP接口 的 eDP信号。
系统端输出 LVDS信号或 eDP信号的同时,向控制器输出第一控制信号 或第二控制信号告知控制器向时序控制器输出相应接口的 eDP信号。
例如: 可以定义, 控制器在收到高电平信号时控制开关模块输出来自数 据格式转换模块的 eDP信号,控制器在收到低电平信号时控制开关模块输出 来自数据格式转换模块的 eDP信号。 这样, 系统端在输出 LVDS接口信号的 同时, 给出高电平或低电平信号至控制器, 就可以控制开关模块输出 eDP信 号。
所述开关模块可以通过控制接口实现, 如图 5所示, 控制接口可以为独 立于 eDP接口和 LVDS接口的控制接口 7,也可以为嵌入到 eDP接口和 LVDS 接口中的接口, 如图 6所示, 开关模块也可以嵌入到 eDP接口和 LVDS接口 中, 即 eDP接口和 LVDS接口同时具有发送控制信号的功能。
例如, 参见图 5, 在图 3所示的接口电路的基础上, 除包括开关模块之 夕卜, 还包括: 与开关模块 5相连的控制器 6, 以及与控制器 6相连的控制接 口 7; 控制器 6用于在接收到来自控制接口 7的第一控制信号时, 控制开关 模块 5输出来自数据格式转换模块 2的 eDP信号, 在接收到来自控制接口 7 的第二控制信号时, 控制开关模块 5输出来自 eDP接口 4的 eDP信号。
参见图 6, 在图 3所示的接口电路的基础上, 除包括开关模块之外, 还 包括: 与开关模块 5相连的控制器 6, 控制器 6的第一输入端与 LVDS接口 2相连, 控制器 6的第二输入端与 eDP接口 4相连; 控制器 6用于在接收到 来自 LVDS接口 1的第一控制信号时, 控制开关模块 5输出来自数据格式转 换模块 2的 eDP信号,在接收到来自 eDP接口 4的第二控制信号时,控制开 关模块 5输出来自 eDP接口 4的 eDP信号。
本公开的实施例还提供一种显示装置, 至少包括接口转换电路和包括时 序控制器的显示面板, 所述接口转换电路为上述实施例提供的任一方式的接 口转换电路。 所述显示装置可以为液晶面板、 液晶显示器、 液晶电视、 有机 电致发光显示 OLED面板、 OLED显示器、 OLED电视或电子纸等显示装置。
本公开的实施例还提供一种显示面板驱动方法,基于所述接口转换电路, 包括以下步骤: 数据格式转换模块当接收到 LVDS信号时, 将所述 LVDS信 号转换成所述 eDP信号。还包括: 将所述 eDP信号发送给时序控制器; 所述 时序控制器对所述 eDP信号进行处理,并将处理后的 eDP信号输出给显示面 板。
所述时序控制器处理 eDP信号的过程即将 eDP信号处理为用于驱动像素 实现图像显示的灰阶电压信号, 该过程与已知的技术类似, 这里不再赘述。
由于 LVDS信号可以降低电磁干扰, 对于噪声的免疫力较高, 目前通过 LVDS接口传输数据仍然占较大的比重。
进一步地, 将所述 LVDS信号转换成所述 eDP信号, 例如为: 将所述
LVDS信号转换成 TTL信号, 再将所述 TTL信号转化成所述 eDP信号。
当然也不限于将所述 LVDS信号转换成 TTL信号。
数据格式转换模块将所述 eDP信号发送给时序控制器之前,将所述 eDP 信号发送给开关模块, 将控制信号发送给控制器, 控制器根据所述控制信号 开启开关模块相应的数据通道, 使得所述 eDP信号传输给时序控制器。
综上所述, 本公开的实施例通过在时序控制器和 LVDS接口之间设置数 据格式转换模块, 将来自 LVDS接口的 LVDS信号转换成 eDP信号, 时序控 制器接收所述 eDP信号, 驱动显示面板实现超高清图像显示。 进一步地, 还 设置与时序控制器相连的 eDP接口,实现 eDP信号驱动显示面板实现超高清 图像显示, 同时实现了多接口输入的功能。 提高了信号源系统端与显示面板 之间的兼容性。 公开的精神和范围。 这样, 倘若本公开的这些修改和变型属于本公开权利要 求及其等同技术的范围之内, 则本公开也意图包含这些改动和变型在内。
本申请要求于 2014年 1月 22日递交的中国专利申请第 201410030869.0 号的优先权, 在此全文引用上述中国专利申请公开的内容以作为本申请的一
80S080/M0ZN3/X3d

Claims

权利要求书
1、 一种接口转换电路, 包括:
低压差分信号 LVDS接口和数据格式转换模块;
所述 LVDS接口,用于接收来自 LVDS信号源的 LVDS信号,将所述 LVDS 信号发送给所述数据格式转换模块;
所述数据格式转换模块, 用于将接收到的所述 LVDS信号转换成数字视 频接口 eDP信号。
2、根据权利要求 1所述的接口转换电路, 其中, 所述数据格式转换模块 至少包括:
第一数据格式转换器和第二数据格式转化器;
所述第一数据格式转换器用于:将所述 LVDS信号转换成晶体管-晶体管 逻辑电平 TTL信号;
所述第二数据格式转化器用于: 将所述 TTL信号转换成 eDP信号。
3、 根据权利要求 1-2中任一项所述的接口转换电路, 其中, 还包括: 数 字视频 eDP接口, 用于接收来自 eDP信号源的 eDP信号, 还用于发送所述 eDP信号。
4、根据权利要求 3所述的接口转换电路, 其中, 还包括开关模块, 所述 开关模块的第一输入端与所述数据格式转换模块相连, 第二输入端与所述 eDP接口相连, 输出端与时序控制器相连; 所述开关模块用于根据控制信号 控制来自 eDP接口的 eDP信号或来自数据格式转换模块的 eDP信号输出给 所述时序控制器。
5、 根据权利要求 4所述的接口转换电路, 其中, 还包括: 控制器, 与开 关模块相连, 所述控制器用于在接收到第一控制信号时, 控制开关模块输出 来自数据格式转换模块的 eDP信号, 在接收到第二控制信号时, 控制开关模 块输出来自 eDP接口的 eDP信号。
6、根据权利要求 4所述的接口转换电路, 其中, 还包括: 与开关模块相 连的控制器, 以及与所述控制器相连的控制接口;
所述控制器用于在接收到来自所述控制接口的第一控制信号时, 控制所 述开关模块输出来自数据格式转换模块的 eDP信号, 以及用于在接收到来自 所述控制接口的第二控制信号时, 控制所述开关模块输出来自 eDP接口的 eDP信号。
7、根据权利要求 4所述的接口转换电路, 其中, 还包括: 与开关模块相 连的控制器, 所述控制器的第一输入端与所述 LVDS接口相连, 所述控制器 的第二输入端与所述 eDP接口相连;
所述控制器用于在接收到来自所述 LVDS接口的第一控制信号时, 控制 所述开关模块输出来自数据格式转换模块的 eDP信号, 以及用于在接收到来 自所述 eDP接口的第二控制信号时,控制所述开关模块输出来自 eDP接口的 eDP信号。
8、 一种显示面板驱动方法, 包括:
当接收到 LVDS信号时, 将所述 LVDS信号转换成所述 eDP信号, 将所 述 eDP信号发送给时序控制器;
所述时序控制器对所述 eDP信号进行处理,并将处理后的 eDP信号输出 给显示面板。
9、 根据权利要求 8所述的方法, 其中, 将所述 LVDS信号转换成所述 eDP信号, 具体为:
将所述 LVDS信号转换成 TTL信号,再将所述 TTL信号转化成所述 eDP 信号。
10、 一种显示装置, 包括接口转换电路和包括时序控制器的显示面板, 其中, 所述接口转换电路为权利要求 1-7任一所述的接口转换电路。
PCT/CN2014/080508 2014-01-22 2014-06-23 接口转换电路、显示面板驱动方法和显示装置 Ceased WO2015109744A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/429,120 US10447964B2 (en) 2014-01-22 2014-06-23 Interface conversion circuit, display panel driving method and display apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410030869.0A CN103794172B (zh) 2014-01-22 2014-01-22 一种接口转换电路、显示面板驱动方法和显示装置
CN201410030869.0 2014-01-22

Publications (1)

Publication Number Publication Date
WO2015109744A1 true WO2015109744A1 (zh) 2015-07-30

Family

ID=50669770

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/080508 Ceased WO2015109744A1 (zh) 2014-01-22 2014-06-23 接口转换电路、显示面板驱动方法和显示装置

Country Status (3)

Country Link
US (1) US10447964B2 (zh)
CN (1) CN103794172B (zh)
WO (1) WO2015109744A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114979293A (zh) * 2022-04-24 2022-08-30 南京东道电子装备技术研究院有限公司 一种用于semi协议转换的盒子

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103794172B (zh) 2014-01-22 2016-03-09 北京京东方显示技术有限公司 一种接口转换电路、显示面板驱动方法和显示装置
KR20160033549A (ko) * 2014-09-18 2016-03-28 삼성전자주식회사 디스플레이 구동회로, 디스플레이 구동회로의 동작방법 및 시스템 온 칩
CN104966477A (zh) * 2015-06-29 2015-10-07 武汉精测电子技术股份有限公司 Lvds视频信号转换为4lane dp视频信号的方法及系统
CN106027938B (zh) * 2016-06-16 2019-04-05 南京大学 一种dvi信号转edp信号的系统及信号转换方法
CN106205454A (zh) * 2016-07-06 2016-12-07 昀光微电子(上海)有限公司 一种硅基微显示器模组
CN109286839B (zh) * 2018-09-29 2021-04-16 深圳开立生物医疗科技股份有限公司 eDP接口驱动方法与FPGA主控芯片
CN109559670A (zh) * 2018-10-31 2019-04-02 惠科股份有限公司 一种显示面板的数据处理方法和显示装置
CN110032908B (zh) * 2019-04-23 2022-10-21 福州符号信息科技有限公司 一种支持多种通信协议的条码处理电路及条码识读模组
CN110225267A (zh) * 2019-06-06 2019-09-10 深圳市智微智能科技开发有限公司 一种支持主板edp和lvds双路输出的电路及方法
CN112904128A (zh) * 2021-01-26 2021-06-04 北京京东方显示技术有限公司 电磁干扰测试方法及系统
CN113225509B (zh) * 2021-03-18 2023-12-05 青岛大学 一种将ceds视频格式信号转换成hdmi接口信号的装置及方法
CN113870747B (zh) * 2021-09-24 2023-11-14 惠州视维新技术有限公司 转接板及点屏系统
CN114297774B (zh) * 2021-12-08 2025-10-24 海鹰企业集团有限责任公司 一种基于舰壳声呐封闭式数据结构的转换装置及方法
CN117640871B (zh) * 2023-12-07 2024-11-15 广东高云半导体科技股份有限公司 一种SDI接口至eDP接口的数据转换装置及方法
CN120128265B (zh) * 2025-05-13 2025-08-29 上海孛璞半导体技术有限公司 一种光模块

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080186292A1 (en) * 2007-02-06 2008-08-07 Samsung Electronics Co., Ltd. Timing controller, liquid crystal display device having the same, and method of operating a timing controller
CN101420572A (zh) * 2007-10-24 2009-04-29 康佳集团股份有限公司 一种dp接口功能的实现方法与电视机
CN101437132A (zh) * 2007-11-16 2009-05-20 康佳集团股份有限公司 一种多媒体终端及其实现方法
CN202632728U (zh) * 2012-02-22 2012-12-26 广东佳明电器有限公司 多路视频信号环入环出装置
CN103794172A (zh) * 2014-01-22 2014-05-14 北京京东方显示技术有限公司 一种接口转换电路、显示面板驱动方法和显示装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5027212A (en) * 1989-12-06 1991-06-25 Videologic Limited Computer based video/graphics display system
US8218940B2 (en) * 2009-08-28 2012-07-10 Dell Products, Lp System and method for managing multiple independent graphics sources in an information handling system
KR101611921B1 (ko) * 2010-05-25 2016-04-14 엘지디스플레이 주식회사 영상 표시장치의 구동장치와 그 구동방법
TWI514844B (zh) * 2011-10-31 2015-12-21 Innolux Corp 具有視訊格式轉換的時序控制裝置、時序控制裝置的方法以及其顯示系統

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080186292A1 (en) * 2007-02-06 2008-08-07 Samsung Electronics Co., Ltd. Timing controller, liquid crystal display device having the same, and method of operating a timing controller
CN101420572A (zh) * 2007-10-24 2009-04-29 康佳集团股份有限公司 一种dp接口功能的实现方法与电视机
CN101437132A (zh) * 2007-11-16 2009-05-20 康佳集团股份有限公司 一种多媒体终端及其实现方法
CN202632728U (zh) * 2012-02-22 2012-12-26 广东佳明电器有限公司 多路视频信号环入环出装置
CN103794172A (zh) * 2014-01-22 2014-05-14 北京京东方显示技术有限公司 一种接口转换电路、显示面板驱动方法和显示装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114979293A (zh) * 2022-04-24 2022-08-30 南京东道电子装备技术研究院有限公司 一种用于semi协议转换的盒子

Also Published As

Publication number Publication date
CN103794172A (zh) 2014-05-14
CN103794172B (zh) 2016-03-09
US10447964B2 (en) 2019-10-15
US20150381928A1 (en) 2015-12-31

Similar Documents

Publication Publication Date Title
WO2015109744A1 (zh) 接口转换电路、显示面板驱动方法和显示装置
CN108293149B (zh) 影像显示装置
US10262626B2 (en) Electronic interactive system and setting method thereof
JP2009010537A5 (zh)
CN102223512B (zh) 一种支持多格式音视频信号与串口数据转换的系统及方法
CN103024313A (zh) 一种超高清显示设备
US9898993B2 (en) Method for controlling message signal within timing controller integrated circuit, timing controller integrated circuit and display panel
CN104537999B (zh) 一种可依据系统复杂程度灵活配置的面板内部接口及其协议
CN102143344B (zh) 无线高清视频传输机多接口板
CN114267293B (zh) 显示装置及其显示方法
WO2017113704A1 (zh) 一种电视机芯板测试装置
WO2017118043A1 (zh) 一种时序控制器、源极驱动ic以及源极驱动方法
CN204242562U (zh) 一种新型led显示屏控制器
TW201016002A (en) System and method for processing multi-interface image signals
JP2007274065A5 (zh)
US20170085807A1 (en) Video signal transmission system and display apparatus
CN203352693U (zh) 多路4Kx2K信号的输入装置
CN204465716U (zh) 一种用于手术室的内窥显示驱动系统
KR102113764B1 (ko) 스마트기기와 연동 가능한 avn 및 그 연동방법
JP5548791B2 (ja) モニタ装置及び映像処理装置
CN202602817U (zh) 一种led显示屏控制和信号处理设备
CN100576876C (zh) 全彩led显示屏音视频图像处理及实时监控和传输电路
TWM529338U (zh) 延伸裝置及其發射端延伸器及接收端延伸器
CN207251790U (zh) 一种倍线切换发射器
WO2014026418A1 (zh) 4k2k分辨率放大方法及应用该方法的4k2k分辨率放大系统

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14429120

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14880013

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 01/12/2016)

122 Ep: pct application non-entry in european phase

Ref document number: 14880013

Country of ref document: EP

Kind code of ref document: A1