WO2015023413A1 - Semiconductor structures and methods of fabrication of same - Google Patents

Semiconductor structures and methods of fabrication of same Download PDF

Info

Publication number
WO2015023413A1
WO2015023413A1 PCT/US2014/047967 US2014047967W WO2015023413A1 WO 2015023413 A1 WO2015023413 A1 WO 2015023413A1 US 2014047967 W US2014047967 W US 2014047967W WO 2015023413 A1 WO2015023413 A1 WO 2015023413A1
Authority
WO
WIPO (PCT)
Prior art keywords
materials
oxide
dielectric
control gate
stack
Prior art date
Application number
PCT/US2014/047967
Other languages
French (fr)
Inventor
Srikant Jayanti
Fatma Arzum Simsek-Ege
Pavan Kumar Reddy Aella
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to KR1020167004727A priority Critical patent/KR101852694B1/en
Priority to JP2016533315A priority patent/JP6201051B2/en
Priority to CN201480044617.1A priority patent/CN105493266B/en
Priority to EP14835785.8A priority patent/EP3033767A4/en
Publication of WO2015023413A1 publication Critical patent/WO2015023413A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7889—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels

Definitions

  • the present disclosure in various embodiments, relates generally to semiconductor device design and fabrication. More particularly, the present disclosure relates to design and fabrication of memory devices having three-dimensionally arranged memory cells.
  • Nonvolatile memory devices may be classified into volatile memory devices and nonvolatile memory devices.
  • nonvolatile memory devices such as flash memory devices
  • the 3D-NAND architecture includes a stack of memory cells having a plurality of charge storage structures (e.g., floating gates, charge traps or the like), a stack of alternating control gates and dielectric materials, and charge blocking materials disposed between the charge storage structures (mostly referred to by example as floating gates hereinafter) and the adjacent control gates.
  • An oxide material such as silicon oxide, is conventionally used as the dielectric material.
  • the charge blocking material may be an inter-poly dielectric (IPD) material, such as oxide-nitride-oxide (ONO) material.
  • FIG. 1 shows a semiconductor structure 100 that may be further processed to form a 3D-NAND flash memory device.
  • the semiconductor structure 100 includes a stack 110 of alternating control gates 108 and dielectric materials 105 over a material 103 to be used as control gate of a select device, such as a select gate source (SGS) or a select gate drain (SGD), a plurality of floating gates 400, a charge blocking material (411, 412, 413) positioned between the floating gates 400 and adjacent control gates 108, and a channel material 500 extending through the stack 110, the control gate material 103, a dielectric material 102, and a portion of a source 101.
  • the source 101 could be formed in and/or on a substrate (not shown), such as a semiconductor substrate comprising monocrystalline silicon.
  • the semiconductor structure 100 may include an etch stop material 104.
  • the depicted material 101 may form or be part of a bit line (e.g., instead of a source).
  • the control gates 108 each has a height of Lj.
  • the floating gates 400 each has a height of L 2 . Due to the presence of the charge blocking material (411 , 412, 413) around the discrete floating gate 400, the height L 2 of each discrete floating gate 400 is approximately half the height Li of an adjacent control gate.
  • the height of the floating gate in the direction of current flow (e.g., in a pillar of a string of the memory cells) may be approximately 15 nm compared to the height of an adjacent control gate, which is approximately 30 nm.
  • the floating gate is not aligned with the adjacent control gate.
  • a charge may get trapped on portions of the IPD material, such as on portions of the IPD material that are horizontally disposed between a floating gate and adjacent dielectric material.
  • the IPD material is an ONO material
  • the charge may get trapped in the horizontal nitride portions of the IPD material that are not between the control gates and the floating gates. Trapped charge can migrate along the IPD material, such as through program, erase or temperature cycling. The presence of the IPD material creates a direct path for programming/ erasing into the nitride material of the IPD material and degrades cell program-erase cycling.
  • Such charge trapping or movement can alter the threshold voltage (V t ) of the memory cells or degrade incremental step pulse programming (ISPP) relative to memory cells that do not have such charge trapping in the nitride.
  • V t threshold voltage
  • ISPP incremental step pulse programming
  • the amount of the horizontal IPD portions such as by increasing the height of a floating gate relative to the height of an adjacent control gate.
  • increasing the height of floating gate in the direction of current flow through the channel may offer a higher degree of channel conductance modulation (e.g., a higher on/off ratio), a reduced cell noise (e.g., a larger floating gate), and a reliability gain.
  • the attempts to increase the height of floating gates to about the same as that of adjacent control gates require the addition of numerous deposition/dry/wet etch steps, resulting in a complex and rather costly fabrication process. Furthermore, these additional deposition/dry/wet etch steps often associate with an undesirable increase in the critical dimension.
  • FIG. 1 shows a semiconductor structure suitable for processing of 3D-NAND flash memory device
  • FIGs. 2-5 are cross-sectional views of various stages in the formation of a semiconductor structure having an oxide material according to an embodiment of the present disclosure
  • FIGs. 6A-6D are enlarged cross-sectional views for the removal of various portions of the oxide materials after the formation of control gate recesses
  • FIGs. 7-14 are cross-sectional views of various stages in the formation of a semiconductor structure having an oxide material according to an embodiment of the present disclosure.
  • FIGs. 15-18 are cross-sectional views of various stages in the formation of a semiconductor structure according to another embodiment of the present disclosure, wherein the alternating dielectric material comprises at least two portions of different materials having different rates of removal when exposed to the same etch chemistry.
  • any relational terms such as “first,” “second” and “third,” or “top,” “middle” and “bottom,” are used for clarity and convenience in understanding the present disclosure and accompanying drawings and does not connote or depend on any specific preference, orientation or order. It is understood that, although the terms “first,” “second,” “top,” “middle” and “bottom” are used herein to describe various elements, these elements should not be limited by these terms. These tenns are only used to distinguish one element from another.
  • the terms “horizontal” and “lateral” are defined as a plane parallel to the plane or surface of a wafer or substrate, regardless of the actual orientation of the wafer or substrate.
  • the term “vertical” refers to a direction perpendicular to the horizontal plane as defined above.
  • the term “height” is defined as a dimension of the structure in a direction perpendicular to the horizontal plane as defined above.
  • the term "substantially,” in reference to a given parameter, property or condition, means to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a small degree of variance, such as within acceptable manufacturing tolerances.
  • critical dimension means and includes a dimension of a feature within design tolerances in order to achieve the desired performance of the device and to maintain the performance consistency of the device. This dimension may be obtained on a device structure as a result of different combinations of fabrication processes, which may include, but are not limited to, photolithography, etch (dry/wet), diffusion, or deposition acts.
  • FIGs. 2-14 are cross-sectional views of various stages of forming a plurality of floating gates for 3D-NAND flash memory device according to one embodiment of the present disclosure.
  • FIG. 2 shows a semiconductor structure 100 including a source 101, a source oxide material 102, a material 103 to be used as a control gate of a select device (e.g., SGS), optionally an etch stop material 104, and a stack 110 of alternating oxide materials 105 and control gates 108 (of memory cells).
  • the oxide material 105 may include multiple portions having different densities, which are indicated in FIG. 2 by reference numerals 105a, 105b, 105c. While the oxide portions 105a, 105b, 105c are shown in FIG. 2 as distinct, this does not necessarily imply that the oxide
  • the oxide portions 105a, 105b, 105c are formed from different materials. Rather, the oxide portions 105a, 105b, 105c may be formed from the same material, but differing in density.
  • the oxide material 105 may include a top oxide portion 105c, a middle oxide portion 105b, and a bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same as each other but lower than the density of the middle oxide portion 105b. While the oxide material 105 is illustrated as including three portions having different densities, the oxide material 105 may include fewer portions or more portions, as will be described in more detail.
  • the source 101 may be formed from doped polysilicon, tungsten silicide (WSi x ), or other conventional materials for sources.
  • the etch stop material 104 may be aluminum oxide or other conventional etch stop material selected so that the materials of the stack 110 may be selectively removed without removing other materials of the semiconductor structure 100.
  • the term "substrate” means and includes a base material or construction upon which additional materials are formed.
  • the substrate may be, for example, a semiconductor substrate, a base semiconductor material on a supporting structure, a metal electrode or a semiconductor substrate having one or more materials, structures or regions formed thereon.
  • the substrate may be a conventional silicon substrate, or other bulk substrate comprising a layer of semiconductive material.
  • the term “bulk substrate” means and includes not only silicon wafers, but also silicon-on-insulator (SOI) substrates, such as silicon-on-sapphire (SOS) substrates and silicon-on-glass (SOG) substrates, epitaxial layers of silicon on a base
  • SOI silicon-on-insulator
  • SOG silicon-on-glass
  • the substrate is a silicon-containing material, such as a silicon substrate.
  • the substrate may be doped or undoped.
  • the substrate may be p-doped polysilicon.
  • the semiconductor structure 100 may include films of the respective materials.
  • the source 101 , source oxide material 102, control gate material 103, etch stop material 104, and control gate materials 108 may be formed by conventional techniques, which are not described in detail herein.
  • the different portions of the oxide material 105 may be formed on the etch stop material 104 by adjusting process conditions during the formation of the material.
  • the oxide material 105 may be formed using a plasma
  • each portion may be fonned to a desired thickness before forming another portion.
  • the oxide portions 105 a, 105b, 105c may be of sufficiently different densities that the portions may be selectively removed when subjected to a suitable etch chemistry.
  • the density (measured in g/cm 3 unit) of each oxide portion may be determined using X-ray refiectometry (XRR), which is a conventional technique and, therefore, is not described in detail herein.
  • XRR X-ray refiectometry
  • a density of one oxide portion may be from about six times (6x) lower to about two times (2x) higher than the density of an adjacent oxide portion(s), i.e., an oxide portion may be from about six times less dense to about two times more dense in relation to the adjacent oxide portion(s).
  • 6x lower to about two times (2x) higher than the density of an adjacent oxide portion(s)
  • an oxide portion may be from about six times less dense to about two times more dense in relation to the adjacent oxide portion(s).
  • the differences in densities of oxide portions may be varied, depending on specific integration schemes of the semiconductor structure.
  • Various process parameters may be adjusted while forming the oxide material 105 that includes oxide portions of different densities.
  • processing parameters include an amount of RF power/energy applied and RF frequency during a deposition process.
  • the density of each of the oxide portions may be tailored by varying the frequency and power applied during the formation of the oxide portion.
  • a high frequency (HF) may be a RF frequency of from about lMHz to about 300 MHz
  • a low frequency (LF) may be a RF frequency of from about 30 KHz to about 1 MHz.
  • a high frequency (HF) power may be a RF power of about 10 Watts to about 1000 Watts
  • a low frequency (LF) power may be a RF power of from about 10 Watts to about 500 Watts.
  • the high frequency (HF) may be RF frequency of about 13.56 MHz.
  • the low frequency (LF) may be RF frequency of about 350 KHz.
  • an oxide portion is formed using high power/low frequency, more surface impingement of ions may occur and consequently a high density of the oxide portion may be produced. Conversely, if low power/low frequency is used, less surface impingement of ions may occur and consequently a relatively lower density portion of the oxide material may be produced.
  • Additional processing parameters include, but are not limited to, deposition time, types and ratios of component gases, pressure, flow rates of the component gases, temperature, or post-deposition treatment, etc. While these processing parameters may have a smaller effect on the density of the oxide material compared to adjusting at least one of the RF power and frequency, the density of the oxide material may be further tailored by adjusting one or more of these parameters. For instance, a longer deposition time may produce the oxide portion having a higher density compared to a shorter deposition time.
  • processing parameters may be controlled to obtain the oxide material that includes at least two oxide portions of different densities. In some embodiments, the processing parameters may be programmed such that the desired density of oxide material is achieved.
  • the density of deposited oxide material may, optionally, be modified by post-deposition treatment.
  • the post-deposition treatment may include subjecting the oxide material 105 to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment.
  • the mixed frequency plasma treatment may densify the top oxide portion 105c.
  • the desired depth of densification of the oxide material 105 may be dependent on several factors including, but not limited to, the RF power employed during the post-deposition treatment, the duration of the post-deposition treatment, or both.
  • the oxide material having at least two oxide portions of different densities may be achieved by adjusting the RF power during the deposition and applying a post-deposition treatment using a mixed frequency plasma treatment.
  • the oxide material having at least two oxide portions of different densities may be obtained by forming the oxide material at a RF power from about 60 Watts to about 130 Watts, and applying a postdeposition treatment from about two seconds to about 120 seconds using a mixed frequency plasma treatment having a high frequency/lower frequency power (HF/LF) combination from about 350/0 Watts to 1200/100 Watts.
  • HF/LF high frequency/lower frequency power
  • the oxide material having at least two oxide portions of different densities may be achieved by depositing the oxide material using high frequency (HF), and then subjecting the oxide material to a high frequency (HF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using high frequency (HF), and then subjecting the oxide material to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using a mixed frequency of high frequency (HF) and low frequency (LF), and then subjecting the oxide material to a high frequency (HF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using a mixed frequency of high frequency (HF) and low frequency (LF), and then subjecting the oxide material to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment.
  • HF high frequency
  • LF low frequency
  • the oxide material may be deposited using tetraethyl orthosilicate (TEOS) and oxygen. In some embodiments, the oxide material may be deposited using silane and oxygen. In one embodiment, the oxide material may be silicon oxide.
  • TEOS tetraethyl orthosilicate
  • the oxide material may be deposited using silane and oxygen. In one embodiment, the oxide material may be silicon oxide.
  • the formation of oxide material having at least two oxide portions of different densities may be conducted in one reaction chamber.
  • the processing parameters may be adjusted to form one oxide portion and then adjusted for the formation of another oxide portion having a different density.
  • oxide material having at least two oxide portions of different densities may be conducted in more than one reaction chamber.
  • one oxide portion of the oxide material may be formed in a first reaction chamber, and then another oxide portion of different density may be formed in a second reaction chamber.
  • the control gate material 108 may be formed over the oxide material 105 by any conventional metliod and, therefore, is not described in detail herein.
  • the control gate material may be of any known conductive materials. Non-limiting examples of such conductive materials may include n-doped polysilicon, p-doped polysilicon, or undoped polysilicon. In one embodiment, the control gate material may be n-doped polysilicon.
  • the formation of the oxide materials 105 and control gate materials 108 may be repeated to create the stack 110 of alternating oxide materials 105 and control gates 108.
  • the semiconductor structure 100 of FIG. 2 is subjected to a single etch process or multiple etch processes to create an opening 200 through the stack 1 10 of alternating oxide materials 105 and control gate materials 108 that stops in the etch stop material 104.
  • the stack 110 may be etched using an anisotropic dry etch process.
  • a surface of the control gate material 103 may be exposed following the etch process.
  • the opening 200 may be formed using any conventional etch chemistry (i.e., a reactive ion etch), and therefore is not described in detail herein.
  • the structure 100 of FIG. 3 shows only one opening 200, it is understood that the semiconductor structure 100 may include more than one opening.
  • control gate materials 108 in the stack 1 10 may be selectively removed relative to adjacent oxide materials 105 to create control gate recesses 301 having a height of Li, where the upper and lower boundaries of the control gate recesses 301 are defined by sidewalls of the adjacent oxide materials 105.
  • the height L] of the control gate recesses 301 may be substantially the same as the thickness of the adjacent control gate materials 108.
  • the control gate recesses 301 may be formed by laterally removing portions of the control gate materials 108.
  • the control gate recesses 301 may be formed by wet etching the semiconductor structure 100 using a solution of tetramethylammonium hydroxide (TMAH).
  • TMAH tetramethylammonium hydroxide
  • a portion of the oxide materials 105 in the stack 1 10 may be removed to increase the height of the control gate recesses 301.
  • Portions of the oxide materials 105 adjacent to the control gate recesses 301 may be removed using any conventional wet etch chemistry for an oxide material.
  • the portions of the oxide materials may be removed by etching with an etchant selected from the group consisting of hydrogen fluoride (HF) solution, and buffered oxide etch (BOE) solution comprising HF and NH 4 F. Since the oxide material 105 has oxide portions of different densities, the oxide portions may be removed at different rates when exposed to an etch chemistry.
  • HF hydrogen fluoride
  • BOE buffered oxide etch
  • a portion of the top and bottom oxide portions 105c, 105a may be removed without removing a portion of the middle oxide portion 105b.
  • the top and bottom oxide portions 105c, 105a above and below the control gate recesses 301 may be removed by the etch chemistry, while portions of the top and bottom oxide portions 105c, 105a above and below the control gate materials 108 may remain.
  • the top and bottom oxide portions 105a, 105c may be removed such that the resulting control gate recesses 302 has a height of L2, which is greater than the original height Lj of the control gate recesses 301.
  • the amount of oxide material 105 removed, the height L2 of the control gate recesses 302, and the profile of the control gate recesses 302 may be controlled by various factors including, but not limited to, the densities of each oxide portion of the oxide material 105, the thickness of each oxide portion in the oxide material 105, or the etching types and conditions.
  • the heights and profiles of the control gate recesses 302 may be dependent on the densities of each oxide portion in the oxide material 105, as shown and discussed in more detail with reference to FIGs. 6A-6D.
  • FIGs. 6A-6D are enlarged views of the area labeled "W" in FIG. 5.
  • the oxide material 105 includes the top oxide portion 105c, the middle oxide portion 105b, and the bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same, and the density of the middle oxide portion 105b is higher than that of the top and bottom oxide portions 105c, 105a.
  • the top oxide portion 105c of one oxide material 105 and the bottom oxide portion 105a of another oxide material 105 define the boundaries of each control gate recess 301. Since the top and bottom oxide portions 105c, 105a adjacent the control gate recess 301 have about the same density, portions of these materials are removed at substantially the same rate while other exposed materials, including middle oxide portion 105b, are removed at a substantially slower rate.
  • the amounts of removal in the vertical direction for the top and bottom oxide portions 105c, 105a are substantially the same. However, portions of the top and bottom oxide portions 105c, 105a overlying or underlying the control gate material 108 may remain in place, in addition to middle oxide portion 105b. While portions of the oxide material 105 may also be removed in the horizontal direction, which leads to a loss in critical dimension (CD), the loss in CD may be compensated for by
  • the dimension, height and profile of the control gate recess 302 may be controlled by appropriate selection of the type and density of oxide portions (e.g., 105a, 105b, 105c) in the oxide material 105, the thickness of each oxide portion, the etching conditions, and other various known factors. While FIGs. 2-5 have been described and illustrated above as including top oxide portion 105a, middle oxide portion 105b, and bottom oxide portion 105c, where the top and bottom oxide portions 105a and 105b have lower densities than the middle oxide portion 105b, other configurations and other relative densities of the oxide portions may be used depending on the intended use of the semiconductor structure 100. In other embodiments and as explained in more detail below, the oxide material 105 may include a single oxide portion or two oxide portions having different densities.
  • oxide portions e.g., 105a, 105b, 105c
  • the oxide material 105 includes a substantially uniform oxide material with substantially the same density across the height of the oxide material 105, which provides the semiconductor structure of FIG.1 after further processing steps.
  • a portion of the oxide material 105 may be removed in a horizontal direction (shown as arrow "H") and in a vertical direction (shown as arrow "V") such that the height L2 of the control gate recess 302 is greater than the height L].
  • the oxide material 105 in the stack 110 is made of an oxide material having a single density, the amount of removal in the vertical and horizontal directions is substantially the same.
  • the oxide material 105 includes an oxide portion 105a over an oxide portion 105d, wherein the oxide portion 105a has a lower density than the oxide portion 105d.
  • the oxide portion 105d of the oxide material 105 is in direct contact to the upper boundary of the adjacent control gate 108, while the oxide portion 105a is in direct contact to the lower boundary of the adjacent control gate 108. Since the oxide portion 105a has a lower density than the oxide portion 105d, the oxide portion 105a may be removed at a faster rate than the oxide portion 105d when exposed to the same etch chemistry.
  • the amount of etching in the vertical direction for the oxide portions 105a, 105d adjacent the control gate recesses 302 are not the same when exposed to the same etch chemistry. As shown, the etching of the oxide portion 105a in the vertical direction is faster than the etching of the oxide portion 105d in the vertical direction due to the different densities of the oxide portion 105a, 105d.
  • the oxide material 105 includes an oxide portion 105d over an oxide portion 105a, wherein the oxide portion 105a has a lower density than the oxide portion 105d.
  • the oxide portion 105a of the oxide material 105 is in direct contact to the upper boundary of the adjacent control gate 108, while the oxide portion 105d is in direct contact to the lower boundary of adjacent control gate 108. Since the oxide portion 105 a has a lower density than the oxide portion 10 d, the oxide portion 105a is removed at a faster rate than the oxide portionl05d when exposed to the same etch chemistry.
  • the amount of etching in the vertical direction for the oxide portions 105a, 105d adjacent the control gate recesses 302 are not the same when exposed to the same etch chemistry. As shown, the etching of the oxide portion 105a in the vertical direction is faster than the etching of the oxide portion 105d in the vertical direction due to the different densities of the oxide portion 105a, 105d.
  • the oxide material 105 may include the top oxide portion 105c, the middle oxide portion 105b and the bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same, and the densities of the top and bottom oxide portions 105c, 105a are up to about six times lower (i.e., 6x less dense) than the density of the middle oxide portion 105b.
  • the oxide material 105 may include a top oxide portion 105c, middle oxide portion 105b and bottom oxide portion 105a, wherein the density of the top oxide portion 105c is from about six times lower (i.e., 6x less dense) to about two times higher (i.e., 2x more dense) than the density of the middle oxide portion 105b, and the density of the bottom oxide portion 105a is from about six times lower (i.e., 6x less dense) to about two times higher (i.e., 2x more dense) than the density of the middle oxide portion 105b.
  • the densities of the top portion 105c and the bottom portion 105a may or may not be the same as each other.
  • the charge blocking material such as inter-poly dielectric (IPD) material
  • the charge blocking material may be formed on the exposed surface of the control gate recesses 302 and the sidewalls and floor of the opening 200 of the semiconductor structure 100 to provide the semiconductor structure of FIG. 9.
  • the charge blocking material is an inter-poly dielectric (IPD) material that includes dielectric materials 41 1 , 412 and 413.
  • the charge blocking material is an inter-poly dielectric (IPD) material consists of oxide 411 -nitride 412-oxide 413 (ONO) materials.
  • a first dielectric material 411 such as an oxide material, may be selectively formed on the sidewalls of the control gate material 108.
  • the first dielectric material 41 1 may include silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
  • the first dielectric material 41 1 may be silicon oxide. Any convention method for forming a dielectric material may be used. By way of non-limiting example, the dielectric material may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or combinations thereof. To selectively form the first dielectric material 41 1, the first dielectric material 411 may be grown on the control gate material 108. In one embodiment, the first dielectric material 411 may be grown on the exposed surface of control gate material 108 through an In Situ Steam Generation (ISSG) process, physical vapor deposition (PVD), furnace growth (diffusion), or combinations thereof.
  • ISSG In Situ Steam Generation
  • PVD physical vapor deposition
  • furnace growth diffusion
  • a second dielectric material 412 such as a nitride material is formed substantially conformally on the exposed surfaces of the oxide material 105, the first dielectric material 411 in the control gate recesses 302, the etch stop material 104 and the exposed surface of the control gate material 103.
  • the second dielectric material 412 is silicon nitride. Any conventional method for forming the nitride material may be used and, therefore, is not described in detail herein.
  • a third dielectric material 413 may be formed substantially conformally over the second dielectric material 412, providing the semiconductor structure 100 of FIG. 9. Any conventional method for forming the third dielectric material 413 may be used, such as chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or combinations thereof.
  • the third dielectric material 413 may include silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials. In some embodiments, the third dielectric material 413 is silicon oxide.
  • the first and third dielectric materials 41 1 , 413 may be independently selected so that the same or different oxide materials are used.
  • the inter-poly dielectric (IPD) material may include an oxide- nitride-oxide (ONO) material of the first dielectric oxide material 41 1-the second dielectric nitride material 412-the first dielectric oxide material 413 on at least the area proximate the control gate recesses 303 on the sidewalls of the opening 200.
  • the IPD material (411, 412, 413) may occupy the area in the control gate recesses 303 such that the height L3 of the resulting control gate recesses is substantially equal to the height Li of the adjacent control gate material 108.
  • floating gate material 400 may be formed in the control gate recesses 303 adjacent to the third dielectric material 413 to substantially fill the remaining volume of the control gate recesses 303.
  • the floating gate material 400 may be separated from the adjacent control gate material 108 by the IPD material (411, 412, 413).
  • the semiconductor structure 100 includes floating gates 400 that are discrete and isolated from one another and from the control gates 108 by IPD material (411, 412, 413).
  • the floating gate material 400 may include silicon, germanium, or silicon gennanium.
  • the floating gate material 400 is polysilicon, such as n-doped polysilicon, p-doped polysilicon, or undoped polysilicon.
  • control gate material 108 and the floating gate material 400 may be independently selected so that the same or different materials are used.
  • control gate material 108 and the floating gate material 400 are polysilicon. Any conventional method for forming the floating gate material 400 may be used and, therefore, is not described in detail herein.
  • any excess floating gate material 400 may be removed using vapor ammonia, a mixture of ammonium fluoride and nitric acid (NH 4 F/HNO 3 ), an ozone or hydrofluoric acid (HF) mix or cycle, a mixture of hydrofluoric acid and nitric acid (HF HNO 3 ), or a tetramethyl ammonium hydroxide (TMAH) process.
  • vapor ammonia a mixture of ammonium fluoride and nitric acid
  • HF hydrofluoric acid
  • HF HNO 3 ozone or hydrofluoric acid
  • TMAH tetramethyl ammonium hydroxide
  • the process used to remove any excess floating gate material 400 may be a function of the doping of the floating gate material 400. For example, if the floating gate material 400 is an n-doped polysilicon, the TMAH process may be used to remove the excess floating gate material 400.
  • a vertical, exposed surface of the floating gate material 400 may be substantially coplanar with a vertical, exposed surface of the third dielectric material 413. As shown in FIG. 10, the height L3 of floating gate 400 may be substantially the same as the height Li of control gate material 108. Referring to FIG. 1 1 , the depth of the opening 200 may then be increased such that the opening 200 extends through the control gate material 103 and into at least a portion of the source oxide material 102. The depth of the opening 200 may be increased by etching the control gate material 103 and the source oxide material 102 by conventional techniques, which are not described in detail herein.
  • a tunnel dielectric material 511 (hereinafter sometimes referred to as "tunnel oxide material” by example) may be formed on the exposed surfaces of the floating gates 400 and the control gate material 103.
  • the tunnel oxide material 511 may be silicon oxide. Any conventional method for forming a tunnel oxide material may be used. To selectively form the tunnel dielectric material 511 , the tunnel oxide material 511 may be grown on the exposed surfaces of the floating gates 400 and the control gate material 103.
  • a liner material such as a polysilicon liner, may be formed on the exposed surface of the opening 200, such as on the sidewalls of the opening 200.
  • a liner material 512 may be formed on the exposed surfaces of the third dielectric material 413 and the tunnel oxide material 511 , and the exposed sidewalls of source oxide material 102. The liner material 512 may protect oxide materials from downstream process acts.
  • the depth of the opening 200 may be extended through the source oxide material 102 to allow electrical contact to the source 101.
  • the remaining thickness of the source oxide material 102 and at least a portion of the source 101 may be removed such that the opening 200 extends through the stack 1 10, the etch stop material 104, the control gate material 103, the source oxide material 102 and at least a portion of the source 101.
  • Any conventional method for removing the source oxide material 102 and at least a portion of the source 101 may be used and, therefore, is not described in detail herein.
  • a channel material 500 may be formed to substantially fill the opening 200 of the semiconductor structure 100.
  • the channel material 500 may be conductively doped polysilicon. Any conventional method for forming the channel material 500 may be used and, therefore, is not described in detail herein.
  • the semiconductor structure 100 of FIG. 13 may be subjected to a cleaning process prior to substantially filling the opening 200 with the channel material 500. Any conventional method for cleaning process may be used and, therefore, is not described in detail herein.
  • one or more embodiments of the present disclosure may enable an increased height of a floating gate to be formed, without jeopardizing the critical dimensions and without the addition of complex acts to the process.
  • the floating gates and control gates may be aligned.
  • the dielectric material may be any insulative material that can be formed by a PECVD process in which processing parameters, such as power and frequency, are adjustable and result in portions of the insulative material having different densities.
  • the dielectric material may be silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating material.
  • a semiconductor structure may include a stack of alternating oxide materials and control gates, each of the oxide materials comprising at least two oxide portions of different densities; charge storage structures (e.g., floating gates or charge traps) laterally adjacent to the control gates; a charge block material between each of the charge storage structures and the laterally adjacent control gates; and a pillar extending through the stack of alternating oxide materials and control gates.
  • charge storage structures e.g., floating gates or charge traps
  • a semiconductor structure may include a stack of alternating dielectric materials and control gates, the dielectric material comprising a top portion, a middle portion and a bottom portion, the top and bottom portions having lower densities than the middle portion; a charge storage structure having a height substantially the same as the height of an adjacent control gate; a charge block material between the charge storage structure and the adjacent control gate; and a channel material extending through the stack of alternating oxide materials and control gates.
  • the alternating dielectric materials of the stack may include at least two portions of different materials having different rates of removal when exposed to a single etch chemistry (i.e., the same etch chemistry).
  • the different materials in the alternating dielectric materials may have substantially the same density or different densities.
  • FIG. 15 shows a semiconductor structure 100' including a source 101 ', a source oxide material 102', a material 103' to be used as a control gate of a select device (e.g., SGS), optionally an etch stop material 104', a stack 110' of alternating dielectric materials 105' and control gates 108' (of memory cells), and an opening 200' extending through the stack 110'.
  • the dielectric material 105' may include at least two portions of different materials having different rates of removal when exposed to the same etch chemistry.
  • the different materials in the dielectric material may or may not have same density.
  • Non-limiting examples of the materials suitable for the different portions of the alternating dielectric material may include an oxide-based material, a nitride-based material, an oxynitride-based material, or combinations thereof.
  • each of the dielectric materials of the stack may include at least a first material portion and a second material portion, wherein the first material portion has an etch rate at least about two times greater than that of the second material portion when exposed to same etch chemistry.
  • first material portion has an etch rate at least about two times greater than that of the second material portion when exposed to same etch chemistry.
  • the dielectric material 105' may include a top material portion 105c', a middle material portion 105b', and a bottom material portionl05a', wherein when exposed to the same etch chemistry, the top material portion 105c' has substantially the same rate of removal as the bottom material portion 105a' and a higher rate of removal than that of the middle material portion 105b'.
  • the top and bottom material portions (105c' and 105a') of the dielectric material 105' may include silicon oxide (SiO x ) material
  • the middle material portion 105b' may include silicon nitride (SiN y ) material.
  • the top and bottom material portions (105c' and 105a') of the dielectric material 105' may include silicon oxide (SiO x ) material and the middle material portion 105b' may include silicon oxynitride (SiO x N y ) material.
  • the structure 100' of FIG. 15 shows only one opening 200', it is understood that the semiconductor structure 100' may include more than one opening.
  • the dielectric material 105' is illustrated in FIG. 15 as including three portions, it is understood that the dielectric material 105' may include fewer than three material portions or more than three material portions.
  • portions of the control gate materials 108' and portions of the dielectric materials 105' in the stack 110' may be removed to create control gate recesses 302', where the upper and lower boundaries of the control gate recesses 302' are defined by sidewalls of the adjacent dielectric materials 105'.
  • the top and bottom material portions (105c', 105a') of the dielectric materials 105' may be removed without substantially removing a portion of the middle material portion 105b' to provide such that the control gate recesses 302' having a height of L2, which is greater than the height Li of the adjacent control gate 108'.
  • the silicon oxide (SiO x ) material of the top and bottom material portions (105c' and 105a') may be removed at a faster rate than the silicon nitride (SiN y ) material of the middle material portion 105b' by etching with an etchant selected from the group consisting of hydrogen fluoride (HF) solution, and buffered oxide etch (BOE) solution comprising HF and NH 4 F.
  • HF hydrogen fluoride
  • BOE buffered oxide etch
  • the dimension, height and profile of the control gate recess 302' may be controlled by appropriate selection of materials for each of the dielectric portions (e.g., 105a', 105b', 105c') in the dielectric material 105', the thickness of each material portion, the etching conditions, and other various known factors.
  • a charge blocking trap structure (41 ⁇ -412'-413'), such as inter-poly dielectric (IPD) material, may be formed on the exposed surface of the control gate recesses 302' to occupy the area in the control gate recesses 302' such that the height L3 of the resulting control gate recesses is substantially equal to the height Li of the adjacent control gate material 108'.
  • the floating gate material 400' may then be formed in the control gate recesses to substantially fill the remaining volume of the control gate recesses.
  • a tunnel dielectric material 511 ' may be formed on the exposed surfaces of the floating gates 400' and the control gate material 103'.
  • a liner material 512' may be formed on the exposed surface of the opening 200', and a channel material 500' may be formed to substantially fill the opening 200'.
  • a semiconductor structure may include a stack of alternating dielectric materials and control gates, charge storage structures laterally adjacent to the control gates and having substantially the same height as the respective laterally adjacent control gate, a charge block material between each of the charge storage structures and the respective laterally adjacent control gate, and a pillar extending through the stack of alternating dielectric materials and control gates, wherein each of the dielectric materials of the stack comprises at least two portions of different materials having different rates of removal when exposed to the same etch chemistry.
  • the semiconductor structure (100 of FIG. 14, 100' of FIG. 18) may be subjected to further processing for production of a semiconductor device.
  • the semiconductor structure (100, 100') may be further processed by conventional techniques to form a semiconductor device, such as a 3D-NAND flash memory device.
  • a semiconductor device such as a 3D-NAND flash memory device.
  • 3D-NAND flash memory devices the disclosure is not so limited. The disclosure is applicable to other semiconductor structures and memory devices which may employ charge storage structures.
  • FIGs. 2-18 illustrate some embodiments of forming a semiconductor structure
  • charge storage structures (400, 400') for a 3D-NAND device do not necessarily limit the number of alternating oxide materials (105, 105') and control gate materials (108, 108') in the stack (110, 1 10').
  • the locations, numbers, and shapes of the charge storage structures (400, 400'), or the profile and shape of the channel material (500, 500') are not limited to the illustrated embodiments.
  • a method of forming a semiconductor structure can include utilizing an oxide material having at least two oxide portions of different densities, in combination with an optimized wet etching process for such oxide material to increase the height of charge storage structures formed between the oxide materials, to sculpt the profile of charge storage structures to the predetermined structure, or both.
  • One such method modifies the deposition process of oxide material and adds a wet etching step of the oxide material prior to formation of charge blocking material in the control gate recesses. Such a method may allow for an increased height of a charge storage structure without jeopardizing the critical dimensions and without complex additional steps.

Abstract

Semiconductor structures may include a stack of alternating dielectric materials and control gates, charge storage structures laterally adjacent to the control gates, a charge block material between each of the charge storage structures and the adjacent control gates, and a channel material extending through the stack of alternating dielectric materials and control gates. Each of the dielectric materials in the stack has at least two portions of different densities and/or different rates of removal. Also disclosed are methods of fabricating such semiconductor structures.

Description

SEMICONDUCTOR STRUCTURES AND
METHODS OF FABRICATION OF SAME
PRIORITY CLAIM
This application claims the benefit of the filing date of United States Patent
Application Serial Number 13/964,282, filed August 12, 2013, for
"SEMICONDUCTOR STRUCTURES AND METHODS OF FABRICATION OF SAME." TECHNICAL FIELD
The present disclosure, in various embodiments, relates generally to semiconductor device design and fabrication. More particularly, the present disclosure relates to design and fabrication of memory devices having three-dimensionally arranged memory cells.
BACKGROUND
Semiconductor memory devices may be classified into volatile memory devices and nonvolatile memory devices. In contrast to volatile memory devices, nonvolatile memory devices, such as flash memory devices, retain stored data even when power is removed. Therefore, nonvolatile memory devices, such as flash memory devices, are widely used in memory cards and in electronic devices. Due to rapidly growing digital information technology, there are demands to continuingly increase the memory density of the flash memory devices while maintaining, if not reducing, the size of the devices.
Three dimensional (3D)-NAND flash memory devices have been investigated for increasing the memory density. The 3D-NAND architecture includes a stack of memory cells having a plurality of charge storage structures (e.g., floating gates, charge traps or the like), a stack of alternating control gates and dielectric materials, and charge blocking materials disposed between the charge storage structures (mostly referred to by example as floating gates hereinafter) and the adjacent control gates. An oxide material, such as silicon oxide, is conventionally used as the dielectric material. The charge blocking material may be an inter-poly dielectric (IPD) material, such as oxide-nitride-oxide (ONO) material. FIG. 1 shows a semiconductor structure 100 that may be further processed to form a 3D-NAND flash memory device. The semiconductor structure 100 includes a stack 110 of alternating control gates 108 and dielectric materials 105 over a material 103 to be used as control gate of a select device, such as a select gate source (SGS) or a select gate drain (SGD), a plurality of floating gates 400, a charge blocking material (411, 412, 413) positioned between the floating gates 400 and adjacent control gates 108, and a channel material 500 extending through the stack 110, the control gate material 103, a dielectric material 102, and a portion of a source 101. The source 101 could be formed in and/or on a substrate (not shown), such as a semiconductor substrate comprising monocrystalline silicon. Optionally, the semiconductor structure 100 may include an etch stop material 104. Although not depicted here, in other embodiments, the depicted material 101 may form or be part of a bit line (e.g., instead of a source). The control gates 108 each has a height of Lj. The floating gates 400 each has a height of L2. Due to the presence of the charge blocking material (411 , 412, 413) around the discrete floating gate 400, the height L2 of each discrete floating gate 400 is approximately half the height Li of an adjacent control gate. For example, the height of the floating gate in the direction of current flow (e.g., in a pillar of a string of the memory cells) may be approximately 15 nm compared to the height of an adjacent control gate, which is approximately 30 nm. In addition, the floating gate is not aligned with the adjacent control gate.
During use and operation, a charge may get trapped on portions of the IPD material, such as on portions of the IPD material that are horizontally disposed between a floating gate and adjacent dielectric material. When the IPD material is an ONO material, the charge may get trapped in the horizontal nitride portions of the IPD material that are not between the control gates and the floating gates. Trapped charge can migrate along the IPD material, such as through program, erase or temperature cycling. The presence of the IPD material creates a direct path for programming/ erasing into the nitride material of the IPD material and degrades cell program-erase cycling. Such charge trapping or movement can alter the threshold voltage (Vt) of the memory cells or degrade incremental step pulse programming (ISPP) relative to memory cells that do not have such charge trapping in the nitride. Charge trap jeopardizes the controllability of the channel characteristics and the reliability of the 3D-NAND flash memory device.
To minimize charge trap in the horizontal IPD portions, it is desirable to reduce the amount of the horizontal IPD portions, such as by increasing the height of a floating gate relative to the height of an adjacent control gate. In addition to reducing the undesirable charge trap, increasing the height of floating gate in the direction of current flow through the channel may offer a higher degree of channel conductance modulation (e.g., a higher on/off ratio), a reduced cell noise (e.g., a larger floating gate), and a reliability gain. The attempts to increase the height of floating gates to about the same as that of adjacent control gates require the addition of numerous deposition/dry/wet etch steps, resulting in a complex and rather costly fabrication process. Furthermore, these additional deposition/dry/wet etch steps often associate with an undesirable increase in the critical dimension.
Therefore, it would be beneficial to have a fabrication process for forming the floating gates having a height approximately the same as the height of adjacent control gates that utilizes relatively few additional acts and without jeopardizing other properties and performances of the fabricated structure.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 shows a semiconductor structure suitable for processing of 3D-NAND flash memory device;
FIGs. 2-5 are cross-sectional views of various stages in the formation of a semiconductor structure having an oxide material according to an embodiment of the present disclosure;
FIGs. 6A-6D are enlarged cross-sectional views for the removal of various portions of the oxide materials after the formation of control gate recesses;
FIGs. 7-14 are cross-sectional views of various stages in the formation of a semiconductor structure having an oxide material according to an embodiment of the present disclosure; and
FIGs. 15-18 are cross-sectional views of various stages in the formation of a semiconductor structure according to another embodiment of the present disclosure, wherein the alternating dielectric material comprises at least two portions of different materials having different rates of removal when exposed to the same etch chemistry.
MODE(S) FOR CARRYING OUT THE INVENTION
The following description provides specific details, such as material types, material thicknesses, and processing conditions in order to provide a thorough description of embodiments of the disclosure. However, a person of ordinary skill in the art will understand that embodiments of the present disclosure may be practiced without employing these specific details. Indeed, the embodiments of the present disclosure may be practiced in conjunction with conventional fabrication techniques employed in the industry.
In addition, the description provided herein does not form a complete process flow for forming a semiconductor device structure, and the semiconductor device structures described below do not form a complete semiconductor device. Only those process acts and structures necessary to understand the embodiments of the present disclosure are described in detail below. Additional acts to form the complete semiconductor device may be performed by conventional fabrication techniques. Also the drawings accompanying the application are for illustrative purposes only, and are thus not necessarily drawn to scale. Elements common between figures may retain the same numerical designation. Furthermore, while the materials described and illustrated herein may be formed as layers, the materials are not limited thereto and may be formed in other three-dimensional configurations.
As used herein, any relational terms, such as "first," "second" and "third," or "top," "middle" and "bottom," are used for clarity and convenience in understanding the present disclosure and accompanying drawings and does not connote or depend on any specific preference, orientation or order. It is understood that, although the terms "first," "second," "top," "middle" and "bottom" are used herein to describe various elements, these elements should not be limited by these terms. These tenns are only used to distinguish one element from another.
As used herein, the terms "horizontal" and "lateral" are defined as a plane parallel to the plane or surface of a wafer or substrate, regardless of the actual orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal plane as defined above. The term "height" is defined as a dimension of the structure in a direction perpendicular to the horizontal plane as defined above.
As used herein, the term "substantially," in reference to a given parameter, property or condition, means to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a small degree of variance, such as within acceptable manufacturing tolerances.
As used herein, the term "critical dimension" means and includes a dimension of a feature within design tolerances in order to achieve the desired performance of the device and to maintain the performance consistency of the device. This dimension may be obtained on a device structure as a result of different combinations of fabrication processes, which may include, but are not limited to, photolithography, etch (dry/wet), diffusion, or deposition acts.
FIGs. 2-14 are cross-sectional views of various stages of forming a plurality of floating gates for 3D-NAND flash memory device according to one embodiment of the present disclosure.
FIG. 2 shows a semiconductor structure 100 including a source 101, a source oxide material 102, a material 103 to be used as a control gate of a select device (e.g., SGS), optionally an etch stop material 104, and a stack 110 of alternating oxide materials 105 and control gates 108 (of memory cells). The oxide material 105 may include multiple portions having different densities, which are indicated in FIG. 2 by reference numerals 105a, 105b, 105c. While the oxide portions 105a, 105b, 105c are shown in FIG. 2 as distinct, this does not necessarily imply that the oxide
portions 105a, 105b, 105c are formed from different materials. Rather, the oxide portions 105a, 105b, 105c may be formed from the same material, but differing in density. By way of example, the oxide material 105 may include a top oxide portion 105c, a middle oxide portion 105b, and a bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same as each other but lower than the density of the middle oxide portion 105b. While the oxide material 105 is illustrated as including three portions having different densities, the oxide material 105 may include fewer portions or more portions, as will be described in more detail. The source 101 may be formed from doped polysilicon, tungsten silicide (WSix), or other conventional materials for sources. The etch stop material 104 may be aluminum oxide or other conventional etch stop material selected so that the materials of the stack 110 may be selectively removed without removing other materials of the semiconductor structure 100.
As used herein, the term "substrate" means and includes a base material or construction upon which additional materials are formed. The substrate may be, for example, a semiconductor substrate, a base semiconductor material on a supporting structure, a metal electrode or a semiconductor substrate having one or more materials, structures or regions formed thereon. The substrate may be a conventional silicon substrate, or other bulk substrate comprising a layer of semiconductive material. As used herein, the term "bulk substrate" means and includes not only silicon wafers, but also silicon-on-insulator (SOI) substrates, such as silicon-on-sapphire (SOS) substrates and silicon-on-glass (SOG) substrates, epitaxial layers of silicon on a base
semiconductor foundation, or other semiconductor or optoelectronic materials, such as silicon-germanium (Sii_xGex, where x is, for example, a mole fraction between 0.2 and 0.8), germanium (Ge), gallium arsenide (GaAs), gallium nitride (GaN), or indium phosphide ( P), among others. Furthermore, when reference is made to a "substrate" in the following description, previous process acts may have been conducted to form materials, regions, or junctions in the base semiconductor structure or foundation. In one embodiment, the substrate is a silicon-containing material, such as a silicon substrate. The substrate may be doped or undoped. In one embodiment, the substrate may be p-doped polysilicon.
As shown in FIG. 2, the semiconductor structure 100 may include films of the respective materials. The source 101 , source oxide material 102, control gate material 103, etch stop material 104, and control gate materials 108 may be formed by conventional techniques, which are not described in detail herein.
The different portions of the oxide material 105 may be formed on the etch stop material 104 by adjusting process conditions during the formation of the material. In one embodiment, the oxide material 105 may be formed using a plasma
enhanced-chemical vapor deposition (PECVD) process. Each portion may be fonned to a desired thickness before forming another portion. The oxide portions 105 a, 105b, 105c may be of sufficiently different densities that the portions may be selectively removed when subjected to a suitable etch chemistry. The density (measured in g/cm3 unit) of each oxide portion may be determined using X-ray refiectometry (XRR), which is a conventional technique and, therefore, is not described in detail herein. In some embodiments, a density of one oxide portion may be from about six times (6x) lower to about two times (2x) higher than the density of an adjacent oxide portion(s), i.e., an oxide portion may be from about six times less dense to about two times more dense in relation to the adjacent oxide portion(s). However, it is understood that the differences in densities of oxide portions may be varied, depending on specific integration schemes of the semiconductor structure.
Various process parameters may be adjusted while forming the oxide material 105 that includes oxide portions of different densities. Non-limiting examples of such processing parameters include an amount of RF power/energy applied and RF frequency during a deposition process. By way of non-limiting example, the density of each of the oxide portions may be tailored by varying the frequency and power applied during the formation of the oxide portion. A high frequency (HF) may be a RF frequency of from about lMHz to about 300 MHz, and a low frequency (LF) may be a RF frequency of from about 30 KHz to about 1 MHz. A high frequency (HF) power may be a RF power of about 10 Watts to about 1000 Watts, and a low frequency (LF) power may be a RF power of from about 10 Watts to about 500 Watts. In some embodiments, the high frequency (HF) may be RF frequency of about 13.56 MHz. In some embodiments, the low frequency (LF) may be RF frequency of about 350 KHz.
If an oxide portion is formed using high power/low frequency, more surface impingement of ions may occur and consequently a high density of the oxide portion may be produced. Conversely, if low power/low frequency is used, less surface impingement of ions may occur and consequently a relatively lower density portion of the oxide material may be produced.
Additional processing parameters that may be adjusted include, but are not limited to, deposition time, types and ratios of component gases, pressure, flow rates of the component gases, temperature, or post-deposition treatment, etc. While these processing parameters may have a smaller effect on the density of the oxide material compared to adjusting at least one of the RF power and frequency, the density of the oxide material may be further tailored by adjusting one or more of these parameters. For instance, a longer deposition time may produce the oxide portion having a higher density compared to a shorter deposition time. Several processing parameters may be controlled to obtain the oxide material that includes at least two oxide portions of different densities. In some embodiments, the processing parameters may be programmed such that the desired density of oxide material is achieved.
The density of deposited oxide material may, optionally, be modified by post-deposition treatment. By way of non-limiting example, the post-deposition treatment may include subjecting the oxide material 105 to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment. The mixed frequency plasma treatment may densify the top oxide portion 105c. The desired depth of densification of the oxide material 105 may be dependent on several factors including, but not limited to, the RF power employed during the post-deposition treatment, the duration of the post-deposition treatment, or both.
In some embodiments, the oxide material having at least two oxide portions of different densities may be achieved by adjusting the RF power during the deposition and applying a post-deposition treatment using a mixed frequency plasma treatment. In some embodiments, the oxide material having at least two oxide portions of different densities may be obtained by forming the oxide material at a RF power from about 60 Watts to about 130 Watts, and applying a postdeposition treatment from about two seconds to about 120 seconds using a mixed frequency plasma treatment having a high frequency/lower frequency power (HF/LF) combination from about 350/0 Watts to 1200/100 Watts.
In some embodiments, the oxide material having at least two oxide portions of different densities may be achieved by depositing the oxide material using high frequency (HF), and then subjecting the oxide material to a high frequency (HF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using high frequency (HF), and then subjecting the oxide material to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using a mixed frequency of high frequency (HF) and low frequency (LF), and then subjecting the oxide material to a high frequency (HF) plasma treatment. In some embodiments, this may be achieved by depositing the oxide material using a mixed frequency of high frequency (HF) and low frequency (LF), and then subjecting the oxide material to a mixed frequency of high frequency (HF) and low frequency (LF) plasma treatment.
In some embodiments, the oxide material may be deposited using tetraethyl orthosilicate (TEOS) and oxygen. In some embodiments, the oxide material may be deposited using silane and oxygen. In one embodiment, the oxide material may be silicon oxide.
In some embodiments, the formation of oxide material having at least two oxide portions of different densities may be conducted in one reaction chamber. In these in-situ deposition embodiments, the processing parameters may be adjusted to form one oxide portion and then adjusted for the formation of another oxide portion having a different density.
Alternatively, in some embodiments the formation of oxide material having at least two oxide portions of different densities may be conducted in more than one reaction chamber. By way of non-limited example, one oxide portion of the oxide material may be formed in a first reaction chamber, and then another oxide portion of different density may be formed in a second reaction chamber.
The control gate material 108 may be formed over the oxide material 105 by any conventional metliod and, therefore, is not described in detail herein. The control gate material may be of any known conductive materials. Non-limiting examples of such conductive materials may include n-doped polysilicon, p-doped polysilicon, or undoped polysilicon. In one embodiment, the control gate material may be n-doped polysilicon. The formation of the oxide materials 105 and control gate materials 108 may be repeated to create the stack 110 of alternating oxide materials 105 and control gates 108.
Referring to FIG. 3, the semiconductor structure 100 of FIG. 2 is subjected to a single etch process or multiple etch processes to create an opening 200 through the stack 1 10 of alternating oxide materials 105 and control gate materials 108 that stops in the etch stop material 104. By way of example, the stack 110 may be etched using an anisotropic dry etch process. A surface of the control gate material 103 may be exposed following the etch process. The opening 200 may be formed using any conventional etch chemistry (i.e., a reactive ion etch), and therefore is not described in detail herein. Although the structure 100 of FIG. 3 shows only one opening 200, it is understood that the semiconductor structure 100 may include more than one opening.
As shown in FIG. 4, a portion of the control gate materials 108 in the stack 1 10 may be selectively removed relative to adjacent oxide materials 105 to create control gate recesses 301 having a height of Li, where the upper and lower boundaries of the control gate recesses 301 are defined by sidewalls of the adjacent oxide materials 105. The height L] of the control gate recesses 301 may be substantially the same as the thickness of the adjacent control gate materials 108. The control gate recesses 301 may be formed by laterally removing portions of the control gate materials 108. In some embodiments, the control gate recesses 301 may be formed by wet etching the semiconductor structure 100 using a solution of tetramethylammonium hydroxide (TMAH).
As shown in FIG. 5, a portion of the oxide materials 105 in the stack 1 10 may be removed to increase the height of the control gate recesses 301. Portions of the oxide materials 105 adjacent to the control gate recesses 301 may be removed using any conventional wet etch chemistry for an oxide material. In some embodiments, the portions of the oxide materials may be removed by etching with an etchant selected from the group consisting of hydrogen fluoride (HF) solution, and buffered oxide etch (BOE) solution comprising HF and NH4F. Since the oxide material 105 has oxide portions of different densities, the oxide portions may be removed at different rates when exposed to an etch chemistry. By way of example, a portion of the top and bottom oxide portions 105c, 105a may be removed without removing a portion of the middle oxide portion 105b. The top and bottom oxide portions 105c, 105a above and below the control gate recesses 301 may be removed by the etch chemistry, while portions of the top and bottom oxide portions 105c, 105a above and below the control gate materials 108 may remain.
As shown in FIG. 5, the top and bottom oxide portions 105a, 105c may be removed such that the resulting control gate recesses 302 has a height of L2, which is greater than the original height Lj of the control gate recesses 301. The amount of oxide material 105 removed, the height L2 of the control gate recesses 302, and the profile of the control gate recesses 302 may be controlled by various factors including, but not limited to, the densities of each oxide portion of the oxide material 105, the thickness of each oxide portion in the oxide material 105, or the etching types and conditions. The heights and profiles of the control gate recesses 302 may be dependent on the densities of each oxide portion in the oxide material 105, as shown and discussed in more detail with reference to FIGs. 6A-6D.
FIGs. 6A-6D are enlarged views of the area labeled "W" in FIG. 5. In
FIG. 6A, the oxide material 105 includes the top oxide portion 105c, the middle oxide portion 105b, and the bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same, and the density of the middle oxide portion 105b is higher than that of the top and bottom oxide portions 105c, 105a. The top oxide portion 105c of one oxide material 105 and the bottom oxide portion 105a of another oxide material 105 define the boundaries of each control gate recess 301. Since the top and bottom oxide portions 105c, 105a adjacent the control gate recess 301 have about the same density, portions of these materials are removed at substantially the same rate while other exposed materials, including middle oxide portion 105b, are removed at a substantially slower rate.
Therefore, the amounts of removal in the vertical direction for the top and bottom oxide portions 105c, 105a are substantially the same. However, portions of the top and bottom oxide portions 105c, 105a overlying or underlying the control gate material 108 may remain in place, in addition to middle oxide portion 105b. While portions of the oxide material 105 may also be removed in the horizontal direction, which leads to a loss in critical dimension (CD), the loss in CD may be compensated for by
appropriately selecting the initial CD of the opening 200. Thus, horizontal etching of the oxide material 105 of the structure in FIG. 6A may occur with less effect on the CD than the horizontal etching of the oxide material 105 of the structure in FIG. 6B. It is desirable to minimize the loss of critical dimension to comply with design
rules/requirements and, therefore, ensure that the desired device performance is achieved.
Therefore, the dimension, height and profile of the control gate recess 302 may be controlled by appropriate selection of the type and density of oxide portions (e.g., 105a, 105b, 105c) in the oxide material 105, the thickness of each oxide portion, the etching conditions, and other various known factors. While FIGs. 2-5 have been described and illustrated above as including top oxide portion 105a, middle oxide portion 105b, and bottom oxide portion 105c, where the top and bottom oxide portions 105a and 105b have lower densities than the middle oxide portion 105b, other configurations and other relative densities of the oxide portions may be used depending on the intended use of the semiconductor structure 100. In other embodiments and as explained in more detail below, the oxide material 105 may include a single oxide portion or two oxide portions having different densities.
FIG. 6B, the oxide material 105 includes a substantially uniform oxide material with substantially the same density across the height of the oxide material 105, which provides the semiconductor structure of FIG.1 after further processing steps. During the wet etch process of FIG. 5, a portion of the oxide material 105 may be removed in a horizontal direction (shown as arrow "H") and in a vertical direction (shown as arrow "V") such that the height L2 of the control gate recess 302 is greater than the height L]. As the oxide material 105 in the stack 110 is made of an oxide material having a single density, the amount of removal in the vertical and horizontal directions is substantially the same.
In FIG. 6C, the oxide material 105 includes an oxide portion 105a over an oxide portion 105d, wherein the oxide portion 105a has a lower density than the oxide portion 105d. The oxide portion 105d of the oxide material 105 is in direct contact to the upper boundary of the adjacent control gate 108, while the oxide portion 105a is in direct contact to the lower boundary of the adjacent control gate 108. Since the oxide portion 105a has a lower density than the oxide portion 105d, the oxide portion 105a may be removed at a faster rate than the oxide portion 105d when exposed to the same etch chemistry. Thus, the amount of etching in the vertical direction for the oxide portions 105a, 105d adjacent the control gate recesses 302 are not the same when exposed to the same etch chemistry. As shown, the etching of the oxide portion 105a in the vertical direction is faster than the etching of the oxide portion 105d in the vertical direction due to the different densities of the oxide portion 105a, 105d.
In FIG. 6D, the oxide material 105 includes an oxide portion 105d over an oxide portion 105a, wherein the oxide portion 105a has a lower density than the oxide portion 105d. The oxide portion 105a of the oxide material 105 is in direct contact to the upper boundary of the adjacent control gate 108, while the oxide portion 105d is in direct contact to the lower boundary of adjacent control gate 108. Since the oxide portion 105 a has a lower density than the oxide portion 10 d, the oxide portion 105a is removed at a faster rate than the oxide portionl05d when exposed to the same etch chemistry. Thus, the amount of etching in the vertical direction for the oxide portions 105a, 105d adjacent the control gate recesses 302 are not the same when exposed to the same etch chemistry. As shown, the etching of the oxide portion 105a in the vertical direction is faster than the etching of the oxide portion 105d in the vertical direction due to the different densities of the oxide portion 105a, 105d.
In some embodiments, the oxide material 105 may include the top oxide portion 105c, the middle oxide portion 105b and the bottom oxide portion 105a, wherein the densities of the top and bottom oxide portions 105c, 105a are substantially the same, and the densities of the top and bottom oxide portions 105c, 105a are up to about six times lower (i.e., 6x less dense) than the density of the middle oxide portion 105b.
In some embodiments, the oxide material 105 may include a top oxide portion 105c, middle oxide portion 105b and bottom oxide portion 105a, wherein the density of the top oxide portion 105c is from about six times lower (i.e., 6x less dense) to about two times higher (i.e., 2x more dense) than the density of the middle oxide portion 105b, and the density of the bottom oxide portion 105a is from about six times lower (i.e., 6x less dense) to about two times higher (i.e., 2x more dense) than the density of the middle oxide portion 105b. The densities of the top portion 105c and the bottom portion 105a may or may not be the same as each other.
Referring now to FIGs. 7-9, the charge blocking material, such as inter-poly dielectric (IPD) material, may be formed on the exposed surface of the control gate recesses 302 and the sidewalls and floor of the opening 200 of the semiconductor structure 100 to provide the semiconductor structure of FIG. 9. In one embodiment of the present disclosure, the charge blocking material is an inter-poly dielectric (IPD) material that includes dielectric materials 41 1 , 412 and 413. In one embodiment, the charge blocking material is an inter-poly dielectric (IPD) material consists of oxide 411 -nitride 412-oxide 413 (ONO) materials.
In FIG. 7, a first dielectric material 411 , such as an oxide material, may be selectively formed on the sidewalls of the control gate material 108. By way of non-limiting examples, the first dielectric material 41 1 may include silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials.
In some embodiments, the first dielectric material 41 1 may be silicon oxide. Any convention method for forming a dielectric material may be used. By way of non-limiting example, the dielectric material may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or combinations thereof. To selectively form the first dielectric material 41 1, the first dielectric material 411 may be grown on the control gate material 108. In one embodiment, the first dielectric material 411 may be grown on the exposed surface of control gate material 108 through an In Situ Steam Generation (ISSG) process, physical vapor deposition (PVD), furnace growth (diffusion), or combinations thereof.
In FIG. 8, a second dielectric material 412 such as a nitride material is formed substantially conformally on the exposed surfaces of the oxide material 105, the first dielectric material 411 in the control gate recesses 302, the etch stop material 104 and the exposed surface of the control gate material 103. In some embodiments, the second dielectric material 412 is silicon nitride. Any conventional method for forming the nitride material may be used and, therefore, is not described in detail herein.
A third dielectric material 413 may be formed substantially conformally over the second dielectric material 412, providing the semiconductor structure 100 of FIG. 9. Any conventional method for forming the third dielectric material 413 may be used, such as chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or combinations thereof. The third dielectric material 413 may include silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating materials. In some embodiments, the third dielectric material 413 is silicon oxide. The first and third dielectric materials 41 1 , 413 may be independently selected so that the same or different oxide materials are used. Depending on the materials selected, the inter-poly dielectric (IPD) material may include an oxide- nitride-oxide (ONO) material of the first dielectric oxide material 41 1-the second dielectric nitride material 412-the first dielectric oxide material 413 on at least the area proximate the control gate recesses 303 on the sidewalls of the opening 200. The IPD material (411, 412, 413) may occupy the area in the control gate recesses 303 such that the height L3 of the resulting control gate recesses is substantially equal to the height Li of the adjacent control gate material 108.
Referring to FIG. 10, floating gate material 400 may be formed in the control gate recesses 303 adjacent to the third dielectric material 413 to substantially fill the remaining volume of the control gate recesses 303. The floating gate material 400 may be separated from the adjacent control gate material 108 by the IPD material (411, 412, 413). Thus, the semiconductor structure 100 includes floating gates 400 that are discrete and isolated from one another and from the control gates 108 by IPD material (411, 412, 413). By way of non-limiting example, the floating gate material 400 may include silicon, germanium, or silicon gennanium. In one embodiment, the floating gate material 400 is polysilicon, such as n-doped polysilicon, p-doped polysilicon, or undoped polysilicon. The control gate material 108 and the floating gate material 400 may be independently selected so that the same or different materials are used. In one embodiment, the control gate material 108 and the floating gate material 400 are polysilicon. Any conventional method for forming the floating gate material 400 may be used and, therefore, is not described in detail herein.
After substantially filling the control gate recesses 303, any excess floating gate material 400 may be removed using vapor ammonia, a mixture of ammonium fluoride and nitric acid (NH4F/HNO3), an ozone or hydrofluoric acid (HF) mix or cycle, a mixture of hydrofluoric acid and nitric acid (HF HNO3), or a tetramethyl ammonium hydroxide (TMAH) process. The process used to remove any excess floating gate material 400 may be a function of the doping of the floating gate material 400. For example, if the floating gate material 400 is an n-doped polysilicon, the TMAH process may be used to remove the excess floating gate material 400. A vertical, exposed surface of the floating gate material 400 may be substantially coplanar with a vertical, exposed surface of the third dielectric material 413. As shown in FIG. 10, the height L3 of floating gate 400 may be substantially the same as the height Li of control gate material 108. Referring to FIG. 1 1 , the depth of the opening 200 may then be increased such that the opening 200 extends through the control gate material 103 and into at least a portion of the source oxide material 102. The depth of the opening 200 may be increased by etching the control gate material 103 and the source oxide material 102 by conventional techniques, which are not described in detail herein.
In some embodiments as shown in FIG. 12, a tunnel dielectric material 511 (hereinafter sometimes referred to as "tunnel oxide material" by example) may be formed on the exposed surfaces of the floating gates 400 and the control gate material 103. In some embodiments, the tunnel oxide material 511 may be silicon oxide. Any conventional method for forming a tunnel oxide material may be used. To selectively form the tunnel dielectric material 511 , the tunnel oxide material 511 may be grown on the exposed surfaces of the floating gates 400 and the control gate material 103.
In some embodiments, a liner material, such as a polysilicon liner, may be formed on the exposed surface of the opening 200, such as on the sidewalls of the opening 200. For example, as shown in FIG. 12, a liner material 512 may be formed on the exposed surfaces of the third dielectric material 413 and the tunnel oxide material 511 , and the exposed sidewalls of source oxide material 102. The liner material 512 may protect oxide materials from downstream process acts.
Referring to FIG. 13, the depth of the opening 200 may be extended through the source oxide material 102 to allow electrical contact to the source 101. As shown in the embodiment of FIG. 13, the remaining thickness of the source oxide material 102 and at least a portion of the source 101 may be removed such that the opening 200 extends through the stack 1 10, the etch stop material 104, the control gate material 103, the source oxide material 102 and at least a portion of the source 101. Any conventional method for removing the source oxide material 102 and at least a portion of the source 101 may be used and, therefore, is not described in detail herein.
In FIG. 14, a channel material 500 may be formed to substantially fill the opening 200 of the semiconductor structure 100. By way of non-limiting example, the channel material 500 may be conductively doped polysilicon. Any conventional method for forming the channel material 500 may be used and, therefore, is not described in detail herein.
In some embodiments, the semiconductor structure 100 of FIG. 13 may be subjected to a cleaning process prior to substantially filling the opening 200 with the channel material 500. Any conventional method for cleaning process may be used and, therefore, is not described in detail herein.
As described herein, one or more embodiments of the present disclosure may enable an increased height of a floating gate to be formed, without jeopardizing the critical dimensions and without the addition of complex acts to the process. By modifying the process to form the floating gates and control gates at the same height, the floating gates and control gates may be aligned.
Although various embodiments herein have described using an oxide material having portions of different densities as a dielectric material, it is understood that other dielectric materials may be used. The dielectric material may be any insulative material that can be formed by a PECVD process in which processing parameters, such as power and frequency, are adjustable and result in portions of the insulative material having different densities. By way of non-limiting examples, the dielectric material may be silicon oxide, silicon nitride, silicon oxynitride, or other high-k insulating material.
A semiconductor structure may include a stack of alternating oxide materials and control gates, each of the oxide materials comprising at least two oxide portions of different densities; charge storage structures (e.g., floating gates or charge traps) laterally adjacent to the control gates; a charge block material between each of the charge storage structures and the laterally adjacent control gates; and a pillar extending through the stack of alternating oxide materials and control gates.
A semiconductor structure may include a stack of alternating dielectric materials and control gates, the dielectric material comprising a top portion, a middle portion and a bottom portion, the top and bottom portions having lower densities than the middle portion; a charge storage structure having a height substantially the same as the height of an adjacent control gate; a charge block material between the charge storage structure and the adjacent control gate; and a channel material extending through the stack of alternating oxide materials and control gates. FIGs. 15-18 are cross-sectional views of some stages of forming a plurality of floating gates for 3D-NAND flash memory device according to one embodiment of the present disclosure, wherein the alternating dielectric materials of the stack may include at least two portions of different materials having different rates of removal when exposed to a single etch chemistry (i.e., the same etch chemistry). The different materials in the alternating dielectric materials may have substantially the same density or different densities.
FIG. 15 shows a semiconductor structure 100' including a source 101 ', a source oxide material 102', a material 103' to be used as a control gate of a select device (e.g., SGS), optionally an etch stop material 104', a stack 110' of alternating dielectric materials 105' and control gates 108' (of memory cells), and an opening 200' extending through the stack 110'. The dielectric material 105' may include at least two portions of different materials having different rates of removal when exposed to the same etch chemistry. The different materials in the dielectric material may or may not have same density. Non-limiting examples of the materials suitable for the different portions of the alternating dielectric material may include an oxide-based material, a nitride-based material, an oxynitride-based material, or combinations thereof.
In some embodiments, each of the dielectric materials of the stack may include at least a first material portion and a second material portion, wherein the first material portion has an etch rate at least about two times greater than that of the second material portion when exposed to same etch chemistry. However, it is understood that the differences in removal rates of dielectric material portions may be varied, depending on specific integration schemes of the semiconductor structure.
By way of non-limiting example, as shown in FIG. 15, the dielectric material 105' may include a top material portion 105c', a middle material portion 105b', and a bottom material portionl05a', wherein when exposed to the same etch chemistry, the top material portion 105c' has substantially the same rate of removal as the bottom material portion 105a' and a higher rate of removal than that of the middle material portion 105b'. As a non-limiting example, the top and bottom material portions (105c' and 105a') of the dielectric material 105' may include silicon oxide (SiOx) material, and the middle material portion 105b' may include silicon nitride (SiNy) material. As another non-limiting example, the top and bottom material portions (105c' and 105a') of the dielectric material 105' may include silicon oxide (SiOx) material and the middle material portion 105b' may include silicon oxynitride (SiOxNy) material.
Although the structure 100' of FIG. 15 shows only one opening 200', it is understood that the semiconductor structure 100' may include more than one opening. Furthermore, while the dielectric material 105' is illustrated in FIG. 15 as including three portions, it is understood that the dielectric material 105' may include fewer than three material portions or more than three material portions.
As shown in FIG. 16, portions of the control gate materials 108' and portions of the dielectric materials 105' in the stack 110' may be removed to create control gate recesses 302', where the upper and lower boundaries of the control gate recesses 302' are defined by sidewalls of the adjacent dielectric materials 105'. By way of non-limiting example, as shown in FIG. 16, the top and bottom material portions (105c', 105a') of the dielectric materials 105' may be removed without substantially removing a portion of the middle material portion 105b' to provide such that the control gate recesses 302' having a height of L2, which is greater than the height Li of the adjacent control gate 108'. As a non-limiting example, when the top and bottom material portions (105c' and 105a') of the dielectric material 105' is composed of silicon oxide (SiOx) material and the middle material portion 105b' is composed of silicon nitride (SiNy) material, the silicon oxide (SiOx) material of the top and bottom material portions (105c' and 105a') may be removed at a faster rate than the silicon nitride (SiNy) material of the middle material portion 105b' by etching with an etchant selected from the group consisting of hydrogen fluoride (HF) solution, and buffered oxide etch (BOE) solution comprising HF and NH4F.
Therefore, the dimension, height and profile of the control gate recess 302' may be controlled by appropriate selection of materials for each of the dielectric portions (e.g., 105a', 105b', 105c') in the dielectric material 105', the thickness of each material portion, the etching conditions, and other various known factors.
Referring to FIG. 17, a charge blocking trap structure (41 Γ-412'-413'), such as inter-poly dielectric (IPD) material, may be formed on the exposed surface of the control gate recesses 302' to occupy the area in the control gate recesses 302' such that the height L3 of the resulting control gate recesses is substantially equal to the height Li of the adjacent control gate material 108'. The floating gate material 400' may then be formed in the control gate recesses to substantially fill the remaining volume of the control gate recesses.
In some embodiments as shown in FIG. 18, a tunnel dielectric material 511 ' may be formed on the exposed surfaces of the floating gates 400' and the control gate material 103'. A liner material 512' may be formed on the exposed surface of the opening 200', and a channel material 500' may be formed to substantially fill the opening 200'.
A semiconductor structure may include a stack of alternating dielectric materials and control gates, charge storage structures laterally adjacent to the control gates and having substantially the same height as the respective laterally adjacent control gate, a charge block material between each of the charge storage structures and the respective laterally adjacent control gate, and a pillar extending through the stack of alternating dielectric materials and control gates, wherein each of the dielectric materials of the stack comprises at least two portions of different materials having different rates of removal when exposed to the same etch chemistry.
The semiconductor structure (100 of FIG. 14, 100' of FIG. 18) may be subjected to further processing for production of a semiconductor device. In one embodiment, the semiconductor structure (100, 100') may be further processed by conventional techniques to form a semiconductor device, such as a 3D-NAND flash memory device. However, while the embodiments are described in connection with 3D-NAND flash memory devices, the disclosure is not so limited. The disclosure is applicable to other semiconductor structures and memory devices which may employ charge storage structures.
FIGs. 2-18 illustrate some embodiments of forming a semiconductor structure
(100, 100') having charge storage structures (400, 400') for a 3D-NAND device, and do not necessarily limit the number of alternating oxide materials (105, 105') and control gate materials (108, 108') in the stack (110, 1 10'). In addition, the locations, numbers, and shapes of the charge storage structures (400, 400'), or the profile and shape of the channel material (500, 500') are not limited to the illustrated embodiments.
A method of forming a semiconductor structure can include utilizing an oxide material having at least two oxide portions of different densities, in combination with an optimized wet etching process for such oxide material to increase the height of charge storage structures formed between the oxide materials, to sculpt the profile of charge storage structures to the predetermined structure, or both.
One such method modifies the deposition process of oxide material and adds a wet etching step of the oxide material prior to formation of charge blocking material in the control gate recesses. Such a method may allow for an increased height of a charge storage structure without jeopardizing the critical dimensions and without complex additional steps.
While the present disclosure is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, the present disclosure is not intended to be limited to the particular forms disclosed. Rather, the present disclosure is to cover all modifications, equivalents, and alternatives falling within the scope of the present disclosure as defined by the following appended claims and their legal equivalents.

Claims

CLAI S What is claimed is:
1. A method of fabricating a semiconductor structure, the method comprising:
fonning a stack of alternating dielectric materials and control gate materials, each of the dielectric materials of the stack comprising at least two portions of materials formulated to have different rates of removal when exposed to the same etch chemistry;
forming an opening through the stack of alternating dielectric materials and control gate materials;
removing a portion of the control gate materials to form control gate recesses adjacent the control gate materials;
removing portions of the dielectric materials adjacent the control gate recesses to
increase a height of the control gate recesses;
forming a charge blocking material adjacent exposed surfaces of the control gate
materials; and
filling the control gate recesses with a charge storage material to form charge storage structures.
2. The method of claim 1, wherein filling the control gate recesses with a charge storage material to form charge storage structures comprises:
fonning the charge storage structures, each of the charge storage structures comprising substantially the same height as the adjacent control gate material.
3. The method of claim 1, wherein fonning a stack of alternating dielectric materials and control gate materials comprises:
forming a stack of alternating oxide materials and control gate materials, each of the oxide materials of the stack comprising at least two oxide portions of different densities.
4. The method of claim 3, wherein forming a stack of alternating oxide materials and control gate materials comprises:
forming the oxide materials comprising at least two oxide portions of different
densities by a chemical vapor deposition process at a RF power of from about 25 Watts to about 200 Watts.
5. The method of claim 3, wherein forming a stack of alternating oxide materials and control gate materials comprises:
forming the oxide materials each comprising at least two oxide portions of different densities by an in-situ chemical vapor deposition process in one reaction chamber.
6. The method of claim 1 , wherein forming a stack of alternating dielectric materials and control gate materials comprises:
forming a stack of alternating dielectric materials and control gate materials, each of the dielectric materials of the stack comprising at least a first material portion and a second material portion, the first material portion formulated to have an etch rate at least about two times greater than that of the second material portion when exposed to the same etch chemistry.
7. The method of claim 1 , wherein forming a stack of alternating dielectric materials and control gate materials comprises:
fonning a stack of alternating dielectric materials and control gate materials, each of the dielectric materials of the stack comprising a top material portion, a middle material portion and a bottom material portion, wherein the top material portion has substantially the same rate of removal as the bottom material portion and a higher rate of removal than that of the middle material portion when exposed to the same etch chemistry.
8. The method of claim 7, wherein forming a stack of alternating dielectric materials and control gate materials, each of the dielectric materials of the stack comprising a top material portion, a middle material portion and a bottom material portion, comprises:
forming the top material portion and bottom material portion comprising silicon oxide material, and the middle material portion comprising silicon nitride material.
9. The method of claim 7, wherein forming a stack of alternating dielectric materials and control gate materials, each of the dielectric materials of the stack comprising a top material portion, a middle material portion and a bottom material portion, comprises:
forming the top material portion and bottom material portion comprising silicon oxide material, and the middle material portion comprising silicon oxynitride material.
10. The method of claim 1 , further comprising forming a tunnel dielectric material on exposed surfaces of the charge storage structures.
1 1. The method of claim 1 , further comprising filling the opening with a channel material.
12. A semiconductor structure, comprising:
a stack of alternating dielectric materials and control gates, each of the dielectric materials of the stack comprising at least two portions of different densities; charge storage structures laterally adjacent to the control gates;
a charge block material between each of the charge storage structures and the adjacent control gates; and
a channel material extending through the stack of alternating dielectric materials and control gates.
13. The semiconductor structure of claim 12, wherein each of the charge storage structures has substantially the same height as the adjacent control gate.
14. The semiconductor structure of claim 12, wherein a density of one dielectric portion in the at least two dielectric portions is from about six times lower to about two times higher than a density of an adjacent dielectric portion in the at least two dielectric portions.
15. The semiconductor structure of claim 12, wherein the dielectric materials comprise a top dielectric portion, a middle dielectric portion and a bottom dielectric portion, and wherein a density of the top dielectric portion is substantially equal to a density of the bottom dielectric portion and lower than a density of the middle dielectric portion.
16. The semiconductor structure of claim 12, wherein the dielectric materials comprise a top dielectric portion, a middle dielectric portion and a bottom dielectric portion, and wherein a density of the middle dielectric portion is higher than a density of the top dielectric portion and a density of the bottom dielectric portion.
17. The semiconductor structure of claim 12, wherein the dielectric material comprises an oxide material.
18. The semiconductor structure of claim 12, wherein the charge block material comprises an oxide-nitride-oxide (ONO) material.
19. The semiconductor structure of claim 12, further comprising a tunnel dielectric material between the channel material and the charge storage structure.
20. The semiconductor structure of claim 12, wherein the structure comprises a three-dimensional NAND flash memory device.
PCT/US2014/047967 2013-08-12 2014-07-24 Semiconductor structures and methods of fabrication of same WO2015023413A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020167004727A KR101852694B1 (en) 2013-08-12 2014-07-24 Semiconductor structures and methods of fabrication of same
JP2016533315A JP6201051B2 (en) 2013-08-12 2014-07-24 Manufacturing method of semiconductor structure
CN201480044617.1A CN105493266B (en) 2013-08-12 2014-07-24 The method of semiconductor structure and manufacture semiconductor structure
EP14835785.8A EP3033767A4 (en) 2013-08-12 2014-07-24 Semiconductor structures and methods of fabrication of same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/964,282 US9275909B2 (en) 2013-08-12 2013-08-12 Methods of fabricating semiconductor structures
US13/964,282 2013-08-12

Publications (1)

Publication Number Publication Date
WO2015023413A1 true WO2015023413A1 (en) 2015-02-19

Family

ID=52447900

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2014/047967 WO2015023413A1 (en) 2013-08-12 2014-07-24 Semiconductor structures and methods of fabrication of same

Country Status (6)

Country Link
US (4) US9275909B2 (en)
EP (1) EP3033767A4 (en)
JP (1) JP6201051B2 (en)
KR (1) KR101852694B1 (en)
CN (1) CN105493266B (en)
WO (1) WO2015023413A1 (en)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6095951B2 (en) * 2012-11-09 2017-03-15 エスケーハイニックス株式会社ＳＫ ｈｙｎｉｘ Ｉｎｃ． Semiconductor device and manufacturing method thereof
US9275909B2 (en) 2013-08-12 2016-03-01 Micron Technology, Inc. Methods of fabricating semiconductor structures
US10141322B2 (en) 2013-12-17 2018-11-27 Intel Corporation Metal floating gate composite 3D NAND memory devices and associated methods
US9478643B2 (en) * 2013-12-24 2016-10-25 Intel Corporation Memory structure with self-aligned floating and control gates and associated methods
US9209199B2 (en) * 2014-03-21 2015-12-08 Intel Corporation Stacked thin channels for boost and leakage improvement
US10283519B2 (en) * 2015-03-23 2019-05-07 Macronix International Co., Ltd. Three dimensional NAND string memory device
US10672785B2 (en) * 2015-04-06 2020-06-02 Micron Technology, Inc. Integrated structures of vertically-stacked memory cells
TWI620307B (en) * 2015-05-13 2018-04-01 東芝記憶體股份有限公司 Semiconductor memory device and method for manufacturing the same
CN106941103A (en) * 2016-01-04 2017-07-11 中芯国际集成电路制造(北京)有限公司 The forming method of nand memory
CN105679761B (en) * 2016-01-26 2019-04-19 中国科学院微电子研究所 Three-dimensional semiconductor device and its manufacturing method
KR102624498B1 (en) * 2016-01-28 2024-01-12 삼성전자주식회사 Vertical memory devices and methods of manufacturing the same
JP2017163044A (en) * 2016-03-10 2017-09-14 東芝メモリ株式会社 Semiconductor device and manufacturing method of the same
US10032935B2 (en) 2016-03-16 2018-07-24 Toshiba Memory Corporation Semiconductor memory device with charge-diffusion-less transistors
KR102456494B1 (en) * 2016-03-29 2022-10-20 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method of the same
KR102637643B1 (en) * 2016-05-12 2024-02-19 삼성전자주식회사 Semiconductor Device
US9831118B1 (en) * 2016-05-24 2017-11-28 Sandisk Technologies Llc Reducing neighboring word line in interference using low-k oxide
US9673216B1 (en) * 2016-07-18 2017-06-06 Sandisk Technologies Llc Method of forming memory cell film
US10090318B2 (en) * 2016-08-05 2018-10-02 Micron Technology, Inc. Vertical string of memory cells individually comprising a programmable charge storage transistor comprising a control gate and a charge storage structure and method of forming a vertical string of memory cells individually comprising a programmable charge storage transistor comprising a control gate and a charge storage structure
US10038002B2 (en) * 2016-10-18 2018-07-31 Micron Technology, Inc. Semiconductor devices and methods of fabrication
US10755972B2 (en) * 2016-11-29 2020-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method
KR20180076298A (en) * 2016-12-27 2018-07-05 아이엠이씨 브이제트더블유 Methods of fabricating a vertical channel-type three-dimensional non-volatile semiconductor memory device having a replacement gate
US10038008B1 (en) 2017-01-30 2018-07-31 Micron Technology, Inc. Integrated structures and NAND memory arrays
US10593693B2 (en) 2017-06-16 2020-03-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
US10680009B2 (en) 2017-08-23 2020-06-09 Yangtze Memory Technologies Co., Ltd. Method for forming gate structure of three-dimensional memory device
CN107731823A (en) * 2017-08-23 2018-02-23 长江存储科技有限责任公司 Manufacture the rear grid technique of three-dimensional storage
KR102414294B1 (en) 2017-09-08 2022-06-28 삼성전자주식회사 Nonvolatile memory device and method of fabricating the same
US10903221B2 (en) * 2017-12-27 2021-01-26 Micron Technology, Inc. Memory cells and memory arrays
US10269625B1 (en) * 2017-12-28 2019-04-23 Micron Technology, Inc. Methods of forming semiconductor structures having stair step structures
JP2019153626A (en) 2018-03-01 2019-09-12 東芝メモリ株式会社 Semiconductor memory device
US10586875B2 (en) * 2018-07-03 2020-03-10 International Business Machines Corporation Gate-all-around transistor based non-volatile memory devices
US10923493B2 (en) 2018-09-06 2021-02-16 Micron Technology, Inc. Microelectronic devices, electronic systems, and related methods
CN113871394A (en) * 2018-09-19 2021-12-31 长江存储科技有限责任公司 Memory structure
WO2020082358A1 (en) 2018-10-26 2020-04-30 Yangtze Memory Technologies Co., Ltd. Structure of 3d nand memory device and method of forming the same
US10937798B2 (en) * 2018-11-02 2021-03-02 Micron Technology, Inc. Memory array and a method used in forming a memory array
KR102629478B1 (en) * 2018-11-21 2024-01-26 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
US10748922B2 (en) 2018-11-28 2020-08-18 Micron Technology, Inc. Memory arrays and methods used in forming a memory array
AU2018451633B2 (en) 2018-12-07 2022-06-30 Yangtze Memory Technologies Co., Ltd. Novel 3D NAND memory device and method of forming the same
US11527548B2 (en) * 2018-12-11 2022-12-13 Micron Technology, Inc. Semiconductor devices and electronic systems including an etch stop material, and related methods
US11515324B2 (en) 2018-12-19 2022-11-29 Applied Materials, Inc. 3D NAND structures with decreased pitch
KR20210087956A (en) 2019-01-08 2021-07-13 양쯔 메모리 테크놀로지스 씨오., 엘티디. 3D memory device and manufacturing method thereof
US10636812B1 (en) 2019-02-14 2020-04-28 Macronix International Co., Ltd. Reducing word line capacitance in 3D memory
US11164882B2 (en) * 2019-02-14 2021-11-02 Applied Materials, Inc. 3-D NAND control gate enhancement
US10910399B2 (en) 2019-03-14 2021-02-02 Macronix International Co., Ltd. Three dimensional memory device and method for fabricating the same
TWI681550B (en) * 2019-03-14 2020-01-01 旺宏電子股份有限公司 Three dimensional memory device and method for fabricating the same
KR20210134431A (en) * 2019-03-28 2021-11-09 램 리써치 코포레이션 etch stop layer
CN110114880B (en) 2019-03-29 2020-10-30 长江存储科技有限责任公司 Storage stack with silicon nitride gate to gate dielectric layer and method of forming the same
WO2020198943A1 (en) * 2019-03-29 2020-10-08 Yangtze Memory Technologies Co., Ltd. Memory stacks having silicon oxynitride gate-to-gate dielectric layers and methods for forming the same
US11189635B2 (en) * 2019-04-01 2021-11-30 Applied Materials, Inc. 3D-NAND mold
KR20200141257A (en) * 2019-06-10 2020-12-18 에스케이하이닉스 주식회사 Memory device and method for fabricating the same
KR20210040645A (en) 2019-10-04 2021-04-14 삼성전자주식회사 Semiconductor devices having transparent conductive oxide layers
KR20210096391A (en) 2020-01-28 2021-08-05 삼성전자주식회사 Semiconductor device and method for fabricating the same
JP2021150593A (en) 2020-03-23 2021-09-27 キオクシア株式会社 Semiconductor storage device
US20210343736A1 (en) * 2020-04-29 2021-11-04 Micron Technology, Inc. Electronic structures comprising multiple, adjoining high-k dielectric materials and related electronic devices, systems, and methods
US11296103B2 (en) * 2020-04-30 2022-04-05 Micron Technology, Inc. Integrated assemblies and methods of forming integrated assemblies
US11444099B2 (en) * 2020-07-07 2022-09-13 Micron Technology, Inc. Microelectronic devices with lower recessed conductive structures and related systems
CN114597167B (en) * 2022-05-10 2022-08-02 合肥晶合集成电路股份有限公司 Metal interconnection structure and manufacturing method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020142547A1 (en) * 2000-09-25 2002-10-03 Ching-Yu Chang Method of fabricating gate
US20090283911A1 (en) * 2008-05-15 2009-11-19 Hao-Yi Tsai Backend Interconnect Scheme with Middle Dielectric Layer Having Improved Strength
US20120217564A1 (en) * 2011-02-25 2012-08-30 Tang Sanh D Semiconductor charge storage apparatus and methods
US20120220088A1 (en) * 2010-06-30 2012-08-30 Sandisk Technologies Inc. Ultrahigh density vertical nand memory device and method of making thereof
US20130049095A1 (en) * 2011-08-31 2013-02-28 SK Hynix Inc. Semiconductor device and method of manufacturing the same

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953635A (en) * 1996-12-19 1999-09-14 Intel Corporation Interlayer dielectric with a composite dielectric stack
US6426285B1 (en) * 1999-11-03 2002-07-30 Taiwan Semiconductor Manufacturing Company Method to solve intermetallic dielectric cracks in integrated circuit devices
KR20080111735A (en) 2007-06-19 2008-12-24 삼성전자주식회사 Non-volatile memory device and method of fabricating the same
KR101226685B1 (en) * 2007-11-08 2013-01-25 삼성전자주식회사 Vertical type semiconductor device and Method of manufacturing the same
JP5230274B2 (en) 2008-06-02 2013-07-10 株式会社東芝 Nonvolatile semiconductor memory device
JP4602441B2 (en) * 2008-06-16 2010-12-22 株式会社東芝 Nonvolatile semiconductor memory device
JP4675996B2 (en) * 2008-09-10 2011-04-27 株式会社東芝 Nonvolatile semiconductor memory device
JP5357487B2 (en) * 2008-09-30 2013-12-04 東京エレクトロン株式会社 Silicon oxide film forming method, computer-readable storage medium, and plasma oxidation processing apparatus
JP4917085B2 (en) * 2008-12-15 2012-04-18 東京エレクトロン株式会社 Semiconductor device
KR101551901B1 (en) * 2008-12-31 2015-09-09 삼성전자주식회사 Semiconductor memory devices and methods of forming the same
JP2011029234A (en) * 2009-07-21 2011-02-10 Toshiba Corp Nonvolatile semiconductor memory device
US8969944B2 (en) 2010-05-14 2015-03-03 Tohoku University Semiconductor integrated circuit and method of producing the same
KR101623546B1 (en) * 2010-05-28 2016-05-23 삼성전자주식회사 Three dimensional semiconductor device and method for manufacturing the same
US8334203B2 (en) * 2010-06-11 2012-12-18 International Business Machines Corporation Interconnect structure and method of fabricating
US8187936B2 (en) * 2010-06-30 2012-05-29 SanDisk Technologies, Inc. Ultrahigh density vertical NAND memory device and method of making thereof
WO2012000442A1 (en) * 2010-06-30 2012-01-05 中国科学院微电子研究所 Three dimensional and multi-valued nonvolatile memory device and manufacturing method thereof
JP2012119445A (en) * 2010-11-30 2012-06-21 Toshiba Corp Semiconductor memory and method of manufacturing semiconductor memory
JP2013069953A (en) * 2011-09-26 2013-04-18 Toshiba Corp Nonvolatile semiconductor storage device and nonvolatile semiconductor storage device manufacturing method
KR20130044711A (en) * 2011-10-24 2013-05-03 에스케이하이닉스 주식회사 Three dimension non-volatile memory device, memory system comprising the same and method of manufacturing the same
KR20130116607A (en) * 2012-04-16 2013-10-24 삼성전자주식회사 Three dimensional semiconductor memory device and method of fabricating the same
US8946807B2 (en) 2013-01-24 2015-02-03 Micron Technology, Inc. 3D memory
US9276011B2 (en) * 2013-03-15 2016-03-01 Micron Technology, Inc. Cell pillar structures and integrated flows
US9184175B2 (en) 2013-03-15 2015-11-10 Micron Technology, Inc. Floating gate memory cells in vertical memory
US9275909B2 (en) 2013-08-12 2016-03-01 Micron Technology, Inc. Methods of fabricating semiconductor structures

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020142547A1 (en) * 2000-09-25 2002-10-03 Ching-Yu Chang Method of fabricating gate
US20090283911A1 (en) * 2008-05-15 2009-11-19 Hao-Yi Tsai Backend Interconnect Scheme with Middle Dielectric Layer Having Improved Strength
US20120220088A1 (en) * 2010-06-30 2012-08-30 Sandisk Technologies Inc. Ultrahigh density vertical nand memory device and method of making thereof
US20120217564A1 (en) * 2011-02-25 2012-08-30 Tang Sanh D Semiconductor charge storage apparatus and methods
US20130049095A1 (en) * 2011-08-31 2013-02-28 SK Hynix Inc. Semiconductor device and method of manufacturing the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3033767A4 *

Also Published As

Publication number Publication date
US9275909B2 (en) 2016-03-01
US11063059B2 (en) 2021-07-13
EP3033767A4 (en) 2017-03-22
US20150041879A1 (en) 2015-02-12
US20180337195A1 (en) 2018-11-22
US20160148949A1 (en) 2016-05-26
US11889693B2 (en) 2024-01-30
KR101852694B1 (en) 2018-04-26
EP3033767A1 (en) 2016-06-22
JP6201051B2 (en) 2017-09-20
US10103160B2 (en) 2018-10-16
US20210335815A1 (en) 2021-10-28
JP2016530719A (en) 2016-09-29
CN105493266B (en) 2019-06-11
CN105493266A (en) 2016-04-13
KR20160037963A (en) 2016-04-06

Similar Documents

Publication Publication Date Title
US11889693B2 (en) Semiconductor devices including stack oxide materials having different densities or different oxide portions, and semiconductor devices including stack dielectric materials having different portions
US11411085B2 (en) Devices comprising floating gate materials, tier control gates, charge blocking materials, and channel materials
US9105666B2 (en) Methods of fabricating semiconductor structures
US9780108B2 (en) Ultrathin semiconductor channel three-dimensional memory devices
US9876025B2 (en) Methods for manufacturing ultrathin semiconductor channel three-dimensional memory devices
EP2013900A1 (en) Non-volatile memory device
CN110660735B (en) Stress modulation for dielectric layers
CN108470737B (en) Three-dimensional memory and manufacturing method thereof
US20160027882A1 (en) Semiconductor devices and structures
US8114732B2 (en) Method for manufacturing twin bit structure cell with Al2O3/nano-crystalline Si layer
US9064804B2 (en) Method for manufacturing twin bit structure cell with silicon nitride layer
US8598001B2 (en) Method for manufacturing twin bit structure cell with hafnium oxide and nano-crystalline silicon layer
KR101002477B1 (en) Flash memory device and manufacturing method of the same
US20210135000A1 (en) Semiconductor Device and Method
KR20240049193A (en) Isolation regions for isolating transistors and the methods forming the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201480044617.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14835785

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2016533315

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2014835785

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20167004727

Country of ref document: KR

Kind code of ref document: A