WO2013172786A1 - Assembly of wafer stacks - Google Patents

Assembly of wafer stacks Download PDF

Info

Publication number
WO2013172786A1
WO2013172786A1 PCT/SG2013/000194 SG2013000194W WO2013172786A1 WO 2013172786 A1 WO2013172786 A1 WO 2013172786A1 SG 2013000194 W SG2013000194 W SG 2013000194W WO 2013172786 A1 WO2013172786 A1 WO 2013172786A1
Authority
WO
WIPO (PCT)
Prior art keywords
wafer
stack
spacer
optics
sub
Prior art date
Application number
PCT/SG2013/000194
Other languages
French (fr)
Inventor
Hartmut Rudmann
Original Assignee
Heptagon Micro Optics Pte. Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Heptagon Micro Optics Pte. Ltd. filed Critical Heptagon Micro Optics Pte. Ltd.
Priority to CN201380027156.2A priority Critical patent/CN104335340B/en
Priority to EP13790259.9A priority patent/EP2850654B1/en
Priority to US14/401,606 priority patent/US9716081B2/en
Priority to JP2015512608A priority patent/JP6151354B2/en
Priority to KR1020147035033A priority patent/KR102107575B1/en
Priority to SG11201407221TA priority patent/SG11201407221TA/en
Priority to KR1020207012353A priority patent/KR102208832B1/en
Publication of WO2013172786A1 publication Critical patent/WO2013172786A1/en
Priority to US15/626,699 priority patent/US9997506B2/en
Priority to US15/973,714 priority patent/US10903197B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14685—Process for coatings or optical elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14625—Optical elements or arrangements associated with the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14634—Assemblies, i.e. Hybrid structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/12—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58—Optical field-shaping elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/0058—Processes relating to semiconductor body packages relating to optical field-shaping elements

Definitions

  • This disclosure relates to the manufacture and assembly of wafer stacks, such as those used, for example, to fabricate opto-electronic modules.
  • Optical devices such as cameras and integrated camera optics are sometimes integrated into electronic devices such as mobile phones and computers, among others. Manufacturing active and passive optical and electronic components for such devices on a wafer scale is becoming more attractive. One reason is the ongoing trend to reduce the cost of such devices.
  • a wafer scale package, or wafer stack can include multiple wafers stacked along the smallest wafer dimension (i.e., the axial direction) and attached to one another.
  • the wafer stack can include substantially identical optical or opto-electronic devices arranged side-by-side.
  • various individual components may need to be aligned with one another, and any required alignment may need to be maintained during the assembly process so that the resulting devices operate properly.
  • this disclosure describes a method of forming a stack of wafers.
  • the method includes providing a sub-stack comprising a first wafer and a second wafer, each of which has a respective upper surface and lower surface.
  • the sub-stack includes a first thermally-curable adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer.
  • the method includes placing a third wafer on the upper surface of the second wafer, the third wafer having an upper surface and a lower surface.
  • a second thermally-curable adhesive is present at an interface between the upper surface of the second wafer and the lower surface of the third wafer.
  • the method further includes providing ultra-violet (UV) radiation in a direction of the upper surface of the third wafer to cure a UV-curable adhesive in openings in the second wafer and in contact with portions of the third wafer so as to bond the third wafer to the sub-stack at discrete locations. Subsequently, the third wafer and the sub-stack are heated so to cure the first and second thermally-curable adhesives.
  • UV ultra-violet
  • a wafer stack includes a first, second and third wafers, each of which has a respective upper surface and lower surface.
  • a first thermally-cured adhesive is at an interface between the upper surface of the first wafer and the lower surface of the second wafer, and a second thermally-cured adhesive is at an interface between the upper surface of the second wafer and the lower surface of the third wafer.
  • UV-cured adhesive is disposed in the second wafer at discrete locations near the second wafer's periphery and is in contact with portions of the second and third wafers.
  • pre-curing the UV-curable adhesive material at selected locations distributed over the surface of the wafers prior to removing the wafer stack from one location can reduce the likelihood that misalignment between the wafers will occur, for example, when the stack subsequently is transferred to a second location (e.g., an oven) for thermal curing.
  • the disclosed techniques for forming a wafer stack can, in some implementations, be faster, more accurate and less expensive than forming the wafer stack using a bond aligner.
  • FIG 1 is a cross-sectional view of wafers for forming a wafer stack for manufacturing multiple modules.
  • FIG 2 is a cross-sectional view of a wafer stack for manufacturing multiple modules.
  • FIG 3 is a cross-sectional view of an opto-electronic module.
  • FIG 4 is a flow chart of a method of fabricating a wafer stack.
  • FIG 5 illustrates a pair of wafers on one another, with a thermally-curing adhesive at the contact interfaces.
  • FIG 6 illustrates three wafers on one another, with thermally-curing adhesives at the contact interfaces.
  • FIG 7 illustrates a top view of a wafer indicating locations of UV-transparent windows.
  • FIGS. 8, 9, 10 and 11 are cross-sectional views illustrating steps of forming a wafer stack using a first local UV curing technique.
  • FIGS. 12, 13 and 14 are cross-sectional views illustrating steps of forming a wafer stack using a second local UV curing technique.
  • FIGS. 15, 16, 17 and 18 are cross-sectional views illustrating steps of forming another wafer stack using a local UV curing technique.
  • FIG. 1 shows a schematic cross-sectional view of wafers for forming a wafer stack 10, as shown in FIG. 2.
  • the stacked wafer subsequently can be divided into individual micro-optics structures.
  • the stack can be diced into multiple modules 12, an example of which is illustrated in FIG. 3.
  • FIG. 3 shows further details of the illustrated module 12 .
  • the techniques for forming a wafer stack as described in this disclosure can be used to form wafer stacks for other types of modules as well.
  • the module 12 includes at least one active optical component and at least one passive optical component.
  • an active optical component include a light sensing or a light emitting component, such as a photodiode, an image sensor, an LED, an OLED or a laser chip.
  • a passive optical component include an optical component that redirects light by refraction and/or diffraction and/or reflection such as a lens, a prism, a mirror or an optical system (e.g., a collection of passive optical components that may include mechanical elements such as aperture stops, image screens or holders).
  • Module 12 includes several constituents (P, S, O) stacked upon each other in the vertical direction (i.e., the z direction in FIG. 1). Directions in the x-y plane (cf., FIG. 2) that are perpendicular to the vertical (z) direction may be referred to as lateral directions. Module 12 includes a substrate P, a separation member S, and an optics member O stacked upon each other. Some implementations also may include a baffle member over the optics member. Substrate P is, for example, a printed circuit board assembly. The printed circuit board (PCB) of the PCB assembly may be referred to as an interposer.
  • PCB printed circuit board
  • an emission member E for emitting light e.g., an optical transmitter die including, for example, a light-emitting diode for emitting infrared light or near-infrared light
  • a detecting member D e.g., an optical receiver die including, for example, a photo diode for detecting infrared light or near-infrared light
  • light refers to electromagnetic radiation and, can include, for example, electromagnetic radiation in the infrared, visible or ultraviolet (UV) portion of the electromagnetic spectrum.
  • Electrodes of emission member E and detecting member D are connected electrically to outside the module 12 where solder balls 17 are attached. Some implementations include four electrical contacts: two for the emission member E and two for the detecting member D. Instead of providing solder balls 17, some implementations include contact pads on the PCB which may be provided with solder balls at a later time.
  • Module 12 thus can be mounted, for example, on a printed circuit board 1 , e.g., using surface mount technology (SMT), next to other electronic components.
  • Printed circuit board 19 may be a constituent of an electronic device such as a hand-held cornmunication or other computing device (e.g., a smart phone or other mobile phone).
  • Separation member S has two openings 14, with emission member E arranged in one of them and detecting member D being arranged in the other. This way, emission member E and detecting member D are laterally encircled by separating member S.
  • openings are shown as substantially circular, they may have other shapes in some implementations.
  • Separation member S may fulfill several tasks. It can ensure a well-defined distance between substrate P and optics member O (through its vertical extension) which helps to achieve well-defmed light paths from emitting member E through optics member O and from the outside of module 12 through optics member O onto detecting member D. Separation member S can also provide protection of detecting member D from light that is not supposed to be detected by detection member D, by being substantially non- transparent to light generally detectable by detecting member D and by forming a portion of the outside walls of module 12.
  • Separation member S also can provide protection of detecting member D from light emitted by emitting member E which should not reach detecting member D, so as to reduce optical cross-talk between emission member E and detecting member D, by being substantially non-transparent to light generally detectable by detecting member D and by forming a wall between emission member E and detecting member D. Light reflected inside module 1 and stray light originating from emission member E can be prevented from reaching detecting member D this way.
  • separating member S is made of a polymer material, for example, a hardenable (e.g., curable) polymer material, such as an epoxy resin.
  • the separating member can be made, for example, of an epoxy containing carbon black or other pigment.
  • a close distance between emission member (e.g., LED) E and detecting member (e.g., photodiode) D can be important.
  • the emitter situated close to the receiver requires an IR- effective optical insulation by a separating wall or cover.
  • the separating member S has a vertical wall dividing portion that separates the emission member E and detecting member D from one another, which can help reduce internal optical crosstalk.
  • the active electronic components (such as emission member E and detecting member D in the example of Fig. 1) in module 12 can be packaged or unpackaged electronic components.
  • technologies such as wire-bonding or flip chip technology or any other known surface mount technologies may be used, as can conventional through-hole technology.
  • Optics member O includes a blocking portion b and two transparent portions t, one for allowing light emitted by emission member E to leave module 12, and another one for allowing light to enter module 12 from the outside of module 12 and reach detecting member D.
  • Blocking portion b is substantially non-transparent for light generally detectable by detecting member D, e.g., by being made of a suitable (polymer) material.
  • Transparent portions t comprise a passive optical component L or, more particularly and as an example, a lens member L each, for light guidance.
  • Lens members L may, e.g., comprise, as shown in FIG. 3, two lens elements 15 in close contact to a transparent element 16.
  • Transparent elements 16 can have the same vertical dimension as optics member O where it forms blocking portion b, such that optics member O where it forms blocking portion b together with transparent elements 16 describes a (close-to- perfect) solid plate shape.
  • Lens elements 15 (see FIG. 1) redirect light by refraction and/or by diffraction.
  • the lens elements may all be of generally convex shape (as shown in FIG. 1), but one or more of lens elements 15 may be differently shaped, e.g., generally or partially concave.
  • the module 12 can be used as a proximity sensor.
  • Proximity sensor modules can be incorporated, for example, into a mobile phone to detect that the mobile phone is next to the user's ear or face so that the phone's display can be dimmed or deactivated automatically when the display is not being used, thereby extending the life of the phone's battery.
  • the stack 10 includes first, second and third wafers PW, SW, OW.
  • the first wafer PW is a substrate wafer
  • the second wafer SW is a spacer wafer
  • the third wafer OW is an optics wafer.
  • the wafer stack 10 may include as few as two wafers or may include more than three wafers. Also, the wafers may be of different types than those in the illustrated example.
  • a wafer refers to a substantially disk- or plate-like shaped item, its extension in one direction (z-direction or vertical direction) is small with respect to its extension in the other two directions (x- and y-directions or lateral directions).
  • a (non-blank) wafer On a (non-blank) wafer, a plurality of similar structures or items can be arranged, or provided therein, for example, on a rectangular grid.
  • a wafer can have openings or holes, and in some cases a wafer may be free of material in a predominant portion of its lateral area.
  • a wafer may be made, for example, of a
  • the wafers may comprise hardenable materials such as a thermally or ultraviolet (UV) curable polymers.
  • UV ultraviolet
  • the diameter of a wafer is between 5 cm and 40 cm, and can be, for example between 10 cm and 31 cm.
  • the wafer may be cylindrical with a diameter, for example, of 2, 4, 6, 8 or 12 inches, one inch being about 2.54 cm.
  • the wafer thickness can be, for example, between 0.2 mm and 10 mm, and in some cases, is between 0.4 mm and 6 mm.
  • the wafer stack 10 of FIGS. 1 and 2 show provisions for three modules 12, in some implementations there can be, in one wafer stack, provisions for at least ten modules in each lateral direction, and in some cases at least thirty or even fifty or more modules in each lateral direction.
  • each of the wafers are: laterally at least 5 cm or 10 cm, and up to 30 cm or 40 cm or even 50 cm; and vertically (measured with no components arranged on substrate wafer PW) at least 0.2 mm or 0.4 mm or even 1 mm, and up to 6 mm or 10 mm or even 20 mm.
  • each wafer PW, SW, OW comprises multiple substantially identical members across its surface(s).
  • optics wafer OW can include lens elements 15 and lens members L, which can be arranged, for example, on a rectangular lattice, with a little distance from each other to facilitate a subsequent separation step.
  • such members can be formed, for example, using a replication process.
  • Substrate wafer PW can be, for example, a PCB assembly comprising a PCB of standard PCB materials, provided with solder balls 17 on the one side and with active optical components (e.g., members E and D described above) soldered to the other side.
  • the latter can be placed on substrate wafer PW, for example, by pick-and-place using standard pick-and-place machines.
  • the spacer wafer SW can help maintain the substrate wafer PW and the optics wafer OW at substantially a constant distance from one another.
  • incorporating the spacer wafer SW into the wafer stack can enable higher imaging performance and complexity.
  • each of the wafers PW, SW, OW preferably is composed of a material that is substantially non- transparent for light detectable by detecting members D, except for areas specifically designed to be transparent (e.g., transparent portions t and transparent regions 3). Nevertheless, the techniques described in this disclosure can be used with transparent wafers as well.
  • the wafers PW, SW and OW are aligned and bonded together.
  • Each active optical component (such as detecting members D and emission members E on the substrate wafer PW) should be accurately aligned with a
  • a hole may be formed in the substrate wafer PW, where the hole extends through a thickness of the substrate wafer PW, to provide venting during the reflow process in order to release pressure build-up.
  • the hole can be formed in the substrate wafer PW through drilling or an etching process.
  • two of the wafers that are to form the wafer stack 10 are placed one on the other to form a sub-stack (FIG. 4, block 202).
  • the spacer wafer SW is placed on the substrate wafer PW such that the active optical components (e.g., members E and D) on the substrate wafer PW are located within the openings 14 in the spacer wafer SW.
  • a thermally curable adhesive 102 is present on one or both of the contacting surfaces at the interface between the spacer wafer SW and the substrate wafer PW.
  • the thermally curable adhesive 102 is provided as a thin layer that substantially covers the lower side of the spacer wafer SW.
  • the adhesive 102 may be provided as droplets adhering to the lower surface of the spacer wafer SW and/or the upper surface of the substrate wafer PW.
  • the adhesive material 102 can be applied, for example, by a jet printing or jet spraying process in which droplets are applied by a jet head that scans over the surface and ejects the droplets at places where the adhesive is to be applied.
  • the collection of droplets does not need to cover an entire surface portion of the spacer wafer SW or substrate wafer PW, but may comprise discrete droplets that flow into each other because of capillary forces when the spacer wafer SW and substrate wafer PW are brought together.
  • the adhesive material 102 can be applied by a screen printing-like process, by a lithographic process, by another printing process or by other means (e.g., by a squeegee).
  • a third wafer e.g., optical wafer OW
  • the sub-stack block 204
  • the sub-stack block 206
  • a thermally curable adhesive 104 is disposed on one or both of the contacting surfaces at the interface between the spacer wafer SW and the optics wafer OW (see FIG. 6).
  • aligning the third wafer (e.g., the optics wafer OW) and the sub-stack involves aligning the optics wafer OW and the substrate wafer PW, and can be performed, for example, using a mask aligner.
  • the mask aligner has multiple (e.g., four) calibrated microscopes that can be used to align alignment marks on the wafers.
  • the substrate wafer PW and the optics OW each may have multiple (e.g., two) alignment marks.
  • the first and second wafers are placed on one another outside the mask aligner to form the sub-stack, which then is loaded into the mask aligner where it is held, for example, on a first chuck.
  • the third wafer e.g., the optics wafer OW
  • blocks 204 and 206 of FIG. 4 are performed in the mask aligner.
  • the mask aligner can provide alignment between the alignment marks on the wafers with accuracy on the order of 1-2 microns.
  • placement of the first and second wafers also takes place in the mask aligner.
  • the thermally curable adhesives 102, 104 can be provided on the surfaces of the wafers prior to loading the wafers into the mask aligner.
  • the thermally curable adhesive 104 at the interface between the second and third wafers can be the same as or different from the thermally curable adhesive 102 at the interface between the first and second wafers.
  • the thermally curable adhesive 104 can be applied to the wafer surface(s) using the same technique as, or a different technique from, the technique used to apply the thermally curable adhesive 102.
  • the adhesives 102, 104 should be selected to provide good adhesion to the surfaces of the wafers on which they are applied and preferably should be substantially non-transparent to the light detectable by the detecting member D.
  • the wafers are preferably composed primarily of materials that are substantially non-transparent to the radiation detectable by the detecting member D, which in some applications, includes UV light.
  • UV curing techniques cannot readily be used to bond the wafers in the stack 10 when the adhesive 102, 104 is located on the surfaces of the wafers as shown in FIGS. 5 and 6.
  • the wafer stack 10 needs to be heated at an elevated temperature.
  • One way of accomplishing such thermal curing is to transfer the wafer stack 10 from the mask aligner to an oven (block 212) and perform the thermal cure in the oven (block 214).
  • transferring the stack 10 prior to curing the adhesives 102, 104 can cause the wafers to become misaligned with respect to one another.
  • the optics wafer OW may become misaligned with respect to the spacer wafer SW and/or the substrate wafer PW.
  • the optics wafer OW and spacer wafer SW initially can be bonded to one another using a local (e.g., spot) UV- curing technique at or near the peripheries of the wafers (block 210).
  • the local UV- curing can be performed, for example, while the wafer stack 10 is in the mask aligner, prior to being transferred to the oven for the thermal cure (i.e., prior to blocks 212 and 214 of FIG. 4).
  • various approaches can be used to accomplish the local UV-curing.
  • the optics wafer OW includes UV-transparent windows 120 near its periphery.
  • the optics wafer OW has eight transparent windows 120 substantially equally spaced from another near the periphery of the wafer, with each window 120 having a diameter of between 2-4 mm (e.g., about 3 mm).
  • the windows 120 are through-holes extending from the front surface to the back surface of the optics wafer OW.
  • the windows 120 are partially or completely filled with a UV-transparent material.
  • the spacer wafer SW includes openings 122 (see FIG. 8) that correspond to the positions of the windows 120 in the optics wafer OW.
  • the openings 122 in the spacer wafer SW can be formed, for example, as through-holes that extend from the front surface to the back surface of the spacer wafer.
  • the openings 122 in the spacer wafer SW preferably have substantially the same diameter as the diameter of the windows 120 in the optics wafer OW.
  • the optics wafer OW includes windows 120 that are partially or completely filled with a UV-transparent material.
  • the openings 122 in the spacer wafer SW are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (see FIG. 9).
  • the optical wafer OW is aligned with the substrate wafer PW (FIG. 4, block 204), and the optics wafer OW is placed on the spacer wafer SW (FIG. 4, block 206) as shown in FIG. 10.
  • FIG. 4 the substrate wafer PW
  • UV radiation e.g., UV illumination
  • a vacuum chuck that holds the optics wafer OW in the mask aligner can include holes located at positions corresponding to positions of the openings 122.
  • the wafer stack 10 is transferred from the mask aligner to the oven (block 212) and the stack is heated so as to cure the thermally-curable adhesive materials 102, 104 simultaneously. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
  • the windows 120 in the optics wafer OW are through-holes that extend from the front surface to the back surface of the optics wafer.
  • the optics wafer OW is aligned with the sub-stack and placed on the spacer wafer SW (FIG. 4, blocks 204, 206). Then, the openings 122 in the spacer wafer SW and the through-holes 120 are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (see FIG. 13).
  • a UV-curable adhesive material 124 such as a UV-curable glue, epoxy or other adhesive
  • UV radiation is directed to the adhesive material 124 in the through-holes 120 of the optics wafer OW and the openings 122 in the spacer wafer SW so as to cure the adhesive material 124 and locally bond the wafers to one another (FIG. 4, block 210).
  • the foregoing operations, including dispensing of the UV-curable material 124, can be performed, for example, in a mask aligner.
  • the wafer stack 10 is transferred from the mask aligner to the oven (block 212) and the stack is heated so as to cure the thermally- curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
  • the local (e.g., spot) UV-cured bonding technique can be used to bond additional wafers to a previously- formed sub-stack of two or more wafers.
  • a third wafer e.g., the optics wafer OW
  • a fourth wafer e.g., a baffle wafer
  • the process can be repeated to add additional wafers, if needed.
  • aligning and stacking the additional wafer(s), as well as dispensing the UV-curable adhesive material and performing the UV-curing process can be accomplished in the mask aligner prior to transferring the stack to the oven for the thermal curing process.
  • Pre-curing the adhesive material 124 at selected locations distributed over the surface of the wafers prior to removing the wafer stack from the mask aligner reduces the likelihood that misalignment between the wafers will occur, for example, when the stack subsequently is transferred to the oven for thermal curing.
  • the disclosed techniques for forming a wafer stack can, in some implementations, be faster, more accurate and less expensive than forming the wafer stack using a bond aligner.
  • a sub-stack composed of a substrate wafer PW and a spacer wafer SW is formed, and the optics wafer OW is placed on the sub-stack.
  • a sub-stack composed of an optics wafer OW and spacer wafer SW is formed, and subsequently a substrate wafer PW is placed on the sub-stack.
  • alignment between the sub-stack and another wafer, as well as the local UV-cure step can take place in a mask aligner prior to moving the wafer stack to an oven for the thermal curing process.
  • UV-transparent windows e.g., through-holes that, in some cases, may be partially or completely filled with a UV-transparent material
  • UV-transparent windows are provided in the substrate wafer PW instead of in the optics wafer OW.
  • FIGS. 15 - 18 illustrate an example of steps in formation of a wafer stack, where a substrate wafer PW is placed onto a sub-stack composed of an optics wafer OW and spacer wafer SW.
  • the spacer wafer SW is placed on the optics wafer OW to form a sub-stack.
  • Thermally-curing adhesive 104 is present at the contact interfaces.
  • the spacer wafer SW includes openings (e.g., through-holes) 122 near its periphery.
  • the openings 122 in the spacer wafer SW are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (FIG. 16).
  • the substrate wafer PW then is aligned with the optics wafer OW, and the substrate wafer PW is placed on the spacer wafer SW as shown in FIG. 17.
  • the substrate wafer PW includes UV- transparent windows 130 that are partially or completely filled with a UV-transparent material.
  • UV radiation e.g., UV illumination
  • the wafer stack 10 can be transferred to an oven so as to cure the thermally-curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
  • the UV-transparent windows 130 near the periphery of the substrate wafer SW are through-holes that extend from one surface of the substrate wafer SW to its opposite surface.
  • the openings 122 at the periphery of the spacer wafer SW and the corresponding windows 130 near the periphery of the substrate wafer PW can be substantially filled with the UV-curable material 124 after the substrate wafer SW is aligned and placed on the sub-stack.
  • UV radiation e.g., UV illumination
  • the wafer stack 10 can be transferred to an oven so as to cure the thermally-curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Led Device Packages (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Photo Coupler, Interrupter, Optical-To-Optical Conversion Devices (AREA)
  • Dicing (AREA)
  • Bakery Products And Manufacturing Methods Therefor (AREA)

Abstract

A method of forming a wafer stack includes providing a sub-stack comprising a first wafer and a second wafer. The sub-stack includes a first thermally-curable adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer. A third wafer is placed on the upper surface of the second wafer. A second thermally-curable adhesive is present at an interface between the upper surface of the second wafer and the lower surface of the third wafer. Ultra-violet (UV) radiation is provided in a direction of the upper surface of the third wafer to cure a UV-curable adhesive in openings in the second wafer and in contact with portions of the third wafer so as to bond the third wafer to the sub-stack at discrete locations. Subsequently, the third wafer and the sub-stack are heated so to cure the first and second thermally-curable adhesives.

Description

ASSEMBLY OF WAFER STACKS
FIELD OF THE DISCLOSURE
[0001] This disclosure relates to the manufacture and assembly of wafer stacks, such as those used, for example, to fabricate opto-electronic modules.
BACKGROUND
[0002] Optical devices such as cameras and integrated camera optics are sometimes integrated into electronic devices such as mobile phones and computers, among others. Manufacturing active and passive optical and electronic components for such devices on a wafer scale is becoming more attractive. One reason is the ongoing trend to reduce the cost of such devices.
[0003] Thus, in some applications, the various components are fabricated and assembled on a wafer scale. A wafer scale package, or wafer stack, can include multiple wafers stacked along the smallest wafer dimension (i.e., the axial direction) and attached to one another. The wafer stack can include substantially identical optical or opto-electronic devices arranged side-by-side. In such a wafer-scale assembly process, various individual components may need to be aligned with one another, and any required alignment may need to be maintained during the assembly process so that the resulting devices operate properly.
SUMMARY
[0004] Techniques are described for forming a stack of wafers in which wafers are attached to one another using a UV-cured material as well as a thermally-cured material. The details of one or more implementations are set forth in the accompanying drawings and the description below.
[0005] In one aspect, this disclosure describes a method of forming a stack of wafers. The method includes providing a sub-stack comprising a first wafer and a second wafer, each of which has a respective upper surface and lower surface. The sub-stack includes a first thermally-curable adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer. The method includes placing a third wafer on the upper surface of the second wafer, the third wafer having an upper surface and a lower surface. A second thermally-curable adhesive is present at an interface between the upper surface of the second wafer and the lower surface of the third wafer. The method further includes providing ultra-violet (UV) radiation in a direction of the upper surface of the third wafer to cure a UV-curable adhesive in openings in the second wafer and in contact with portions of the third wafer so as to bond the third wafer to the sub-stack at discrete locations. Subsequently, the third wafer and the sub-stack are heated so to cure the first and second thermally-curable adhesives.
[0006] According to another aspect, a wafer stack includes a first, second and third wafers, each of which has a respective upper surface and lower surface. A first thermally-cured adhesive is at an interface between the upper surface of the first wafer and the lower surface of the second wafer, and a second thermally-cured adhesive is at an interface between the upper surface of the second wafer and the lower surface of the third wafer. UV-cured adhesive is disposed in the second wafer at discrete locations near the second wafer's periphery and is in contact with portions of the second and third wafers.
[0007] In some implementations, pre-curing the UV-curable adhesive material at selected locations distributed over the surface of the wafers prior to removing the wafer stack from one location (e.g., a mask aligner) can reduce the likelihood that misalignment between the wafers will occur, for example, when the stack subsequently is transferred to a second location (e.g., an oven) for thermal curing. The disclosed techniques for forming a wafer stack can, in some implementations, be faster, more accurate and less expensive than forming the wafer stack using a bond aligner.
[0008] The disclosure also describes wafer-level methods of fabricating opto-electronic modules. [0009] Other aspects, features, and advantages will be apparent from the description and drawings, and from the claims.
BRIEF DESCRIPTION OF DRAWINGS
[0010] FIG 1 is a cross-sectional view of wafers for forming a wafer stack for manufacturing multiple modules.
[0011] FIG 2 is a cross-sectional view of a wafer stack for manufacturing multiple modules.
[0012] FIG 3 is a cross-sectional view of an opto-electronic module.
[0013] FIG 4 is a flow chart of a method of fabricating a wafer stack.
[0014] FIG 5 illustrates a pair of wafers on one another, with a thermally-curing adhesive at the contact interfaces.
[0015] FIG 6 illustrates three wafers on one another, with thermally-curing adhesives at the contact interfaces.
[0016] FIG 7 illustrates a top view of a wafer indicating locations of UV-transparent windows.
[0017] FIGS. 8, 9, 10 and 11 are cross-sectional views illustrating steps of forming a wafer stack using a first local UV curing technique.
[0018] FIGS. 12, 13 and 14 are cross-sectional views illustrating steps of forming a wafer stack using a second local UV curing technique.
[0019] FIGS. 15, 16, 17 and 18 are cross-sectional views illustrating steps of forming another wafer stack using a local UV curing technique.
DETAILED DESCRIPTION
[0020] FIG. 1 shows a schematic cross-sectional view of wafers for forming a wafer stack 10, as shown in FIG. 2. The stacked wafer subsequently can be divided into individual micro-optics structures. For example, as indicated by the vertical dashed lines in FIG. 2, after forming the wafer stack 10, the stack can be diced into multiple modules 12, an example of which is illustrated in FIG. 3. In the following paragraphs, further details of the illustrated module 12 are described. However, the techniques for forming a wafer stack as described in this disclosure can be used to form wafer stacks for other types of modules as well.
[0021] As illustrated in the example of FIG. 3, the module 12 includes at least one active optical component and at least one passive optical component. Examples of an active optical component include a light sensing or a light emitting component, such as a photodiode, an image sensor, an LED, an OLED or a laser chip. Examples of a passive optical component include an optical component that redirects light by refraction and/or diffraction and/or reflection such as a lens, a prism, a mirror or an optical system (e.g., a collection of passive optical components that may include mechanical elements such as aperture stops, image screens or holders).
[0022] Module 12 includes several constituents (P, S, O) stacked upon each other in the vertical direction (i.e., the z direction in FIG. 1). Directions in the x-y plane (cf., FIG. 2) that are perpendicular to the vertical (z) direction may be referred to as lateral directions. Module 12 includes a substrate P, a separation member S, and an optics member O stacked upon each other. Some implementations also may include a baffle member over the optics member. Substrate P is, for example, a printed circuit board assembly. The printed circuit board (PCB) of the PCB assembly may be referred to as an interposer. On the PCB are mounted an emission member E for emitting light (e.g., an optical transmitter die including, for example, a light-emitting diode for emitting infrared light or near-infrared light) and a detecting member D (e.g., an optical receiver die including, for example, a photo diode for detecting infrared light or near-infrared light) for detecting light at the frequency/wavelength (or range of frequencies/wavelengths) emitted by the emission member E. In general, light refers to electromagnetic radiation and, can include, for example, electromagnetic radiation in the infrared, visible or ultraviolet (UV) portion of the electromagnetic spectrum.
[0023] Electrical contacts of emission member E and detecting member D are connected electrically to outside the module 12 where solder balls 17 are attached. Some implementations include four electrical contacts: two for the emission member E and two for the detecting member D. Instead of providing solder balls 17, some implementations include contact pads on the PCB which may be provided with solder balls at a later time. Module 12 thus can be mounted, for example, on a printed circuit board 1 , e.g., using surface mount technology (SMT), next to other electronic components. Printed circuit board 19 may be a constituent of an electronic device such as a hand-held cornmunication or other computing device (e.g., a smart phone or other mobile phone).
[0024] Separation member S has two openings 14, with emission member E arranged in one of them and detecting member D being arranged in the other. This way, emission member E and detecting member D are laterally encircled by separating member S.
Although the openings are shown as substantially circular, they may have other shapes in some implementations.
[0029] Separation member S may fulfill several tasks. It can ensure a well-defined distance between substrate P and optics member O (through its vertical extension) which helps to achieve well-defmed light paths from emitting member E through optics member O and from the outside of module 12 through optics member O onto detecting member D. Separation member S can also provide protection of detecting member D from light that is not supposed to be detected by detection member D, by being substantially non- transparent to light generally detectable by detecting member D and by forming a portion of the outside walls of module 12. Separation member S also can provide protection of detecting member D from light emitted by emitting member E which should not reach detecting member D, so as to reduce optical cross-talk between emission member E and detecting member D, by being substantially non-transparent to light generally detectable by detecting member D and by forming a wall between emission member E and detecting member D. Light reflected inside module 1 and stray light originating from emission member E can be prevented from reaching detecting member D this way. In some implementations, separating member S is made of a polymer material, for example, a hardenable (e.g., curable) polymer material, such as an epoxy resin. The separating member can be made, for example, of an epoxy containing carbon black or other pigment. [0030] To achieve maximum sensitivity and detection range, a close distance between emission member (e.g., LED) E and detecting member (e.g., photodiode) D can be important. However, in order to avoid erroneous sensor response and a reduced dynamic range due to internal crosstalk, the emitter situated close to the receiver requires an IR- effective optical insulation by a separating wall or cover. In the illustrated example, the separating member S has a vertical wall dividing portion that separates the emission member E and detecting member D from one another, which can help reduce internal optical crosstalk.
[0039] The active electronic components (such as emission member E and detecting member D in the example of Fig. 1) in module 12 can be packaged or unpackaged electronic components. For contacting substrate P, technologies such as wire-bonding or flip chip technology or any other known surface mount technologies may be used, as can conventional through-hole technology.
[0031] Optics member O includes a blocking portion b and two transparent portions t, one for allowing light emitted by emission member E to leave module 12, and another one for allowing light to enter module 12 from the outside of module 12 and reach detecting member D. Blocking portion b is substantially non-transparent for light generally detectable by detecting member D, e.g., by being made of a suitable (polymer) material. Transparent portions t comprise a passive optical component L or, more particularly and as an example, a lens member L each, for light guidance. Lens members L may, e.g., comprise, as shown in FIG. 3, two lens elements 15 in close contact to a transparent element 16. Transparent elements 16 can have the same vertical dimension as optics member O where it forms blocking portion b, such that optics member O where it forms blocking portion b together with transparent elements 16 describes a (close-to- perfect) solid plate shape. Lens elements 15 (see FIG. 1) redirect light by refraction and/or by diffraction. For example, the lens elements may all be of generally convex shape (as shown in FIG. 1), but one or more of lens elements 15 may be differently shaped, e.g., generally or partially concave. [0025] In some implementations, the module 12 can be used as a proximity sensor. Proximity sensor modules can be incorporated, for example, into a mobile phone to detect that the mobile phone is next to the user's ear or face so that the phone's display can be dimmed or deactivated automatically when the display is not being used, thereby extending the life of the phone's battery.
[0026] Returning to FIGS. 1 and 2, the stack 10 includes first, second and third wafers PW, SW, OW. In the illustrated example, the first wafer PW is a substrate wafer, the second wafer SW is a spacer wafer, and the third wafer OW is an optics wafer. In other implementations, the wafer stack 10 may include as few as two wafers or may include more than three wafers. Also, the wafers may be of different types than those in the illustrated example.
[0027] Generally, a wafer refers to a substantially disk- or plate-like shaped item, its extension in one direction (z-direction or vertical direction) is small with respect to its extension in the other two directions (x- and y-directions or lateral directions). On a (non-blank) wafer, a plurality of similar structures or items can be arranged, or provided therein, for example, on a rectangular grid. A wafer can have openings or holes, and in some cases a wafer may be free of material in a predominant portion of its lateral area. Depending on the implementation, a wafer may be made, for example, of a
semiconductor material, a polymer material, a composite material comprising metals and polymers or polymers and glass materials. The wafers may comprise hardenable materials such as a thermally or ultraviolet (UV) curable polymers. In some
implementations, the diameter of a wafer is between 5 cm and 40 cm, and can be, for example between 10 cm and 31 cm. The wafer may be cylindrical with a diameter, for example, of 2, 4, 6, 8 or 12 inches, one inch being about 2.54 cm. The wafer thickness can be, for example, between 0.2 mm and 10 mm, and in some cases, is between 0.4 mm and 6 mm. [0028] Although the wafer stack 10 of FIGS. 1 and 2 show provisions for three modules 12, in some implementations there can be, in one wafer stack, provisions for at least ten modules in each lateral direction, and in some cases at least thirty or even fifty or more modules in each lateral direction. Examples of the dimensions of each of the wafers are: laterally at least 5 cm or 10 cm, and up to 30 cm or 40 cm or even 50 cm; and vertically (measured with no components arranged on substrate wafer PW) at least 0.2 mm or 0.4 mm or even 1 mm, and up to 6 mm or 10 mm or even 20 mm.
[0029] In the illustrated example of FIGS. 1 and 2, each wafer PW, SW, OW comprises multiple substantially identical members across its surface(s). For example, optics wafer OW can include lens elements 15 and lens members L, which can be arranged, for example, on a rectangular lattice, with a little distance from each other to facilitate a subsequent separation step. Furthermore, such members can be formed, for example, using a replication process.
[0030] Substrate wafer PW can be, for example, a PCB assembly comprising a PCB of standard PCB materials, provided with solder balls 17 on the one side and with active optical components (e.g., members E and D described above) soldered to the other side. The latter can be placed on substrate wafer PW, for example, by pick-and-place using standard pick-and-place machines.
[0031] The spacer wafer SW can help maintain the substrate wafer PW and the optics wafer OW at substantially a constant distance from one another. Thus, incorporating the spacer wafer SW into the wafer stack can enable higher imaging performance and complexity.
[0032] In order to provide maximum protection from detecting undesired light, each of the wafers PW, SW, OW preferably is composed of a material that is substantially non- transparent for light detectable by detecting members D, except for areas specifically designed to be transparent (e.g., transparent portions t and transparent regions 3). Nevertheless, the techniques described in this disclosure can be used with transparent wafers as well.
[0033] To form the wafer stack 10, the wafers PW, SW and OW are aligned and bonded together. Each active optical component (such as detecting members D and emission members E on the substrate wafer PW) should be accurately aligned with a
corresponding passive optical component (such as lens members L of the optics wafer OW). In some implementations, a hole may be formed in the substrate wafer PW, where the hole extends through a thickness of the substrate wafer PW, to provide venting during the reflow process in order to release pressure build-up. The hole can be formed in the substrate wafer PW through drilling or an etching process. The following paragraphs describe further details of an alignment and bonding process that can be used to form the wafer stack 10.
[0034] Initially, two of the wafers that are to form the wafer stack 10 are placed one on the other to form a sub-stack (FIG. 4, block 202). For example, in one implementation, the spacer wafer SW is placed on the substrate wafer PW such that the active optical components (e.g., members E and D) on the substrate wafer PW are located within the openings 14 in the spacer wafer SW. As illustrated in FIG. 5, a thermally curable adhesive 102 is present on one or both of the contacting surfaces at the interface between the spacer wafer SW and the substrate wafer PW.
[0035] In the illustrated example, the thermally curable adhesive 102 is provided as a thin layer that substantially covers the lower side of the spacer wafer SW. In some implementations, however, the adhesive 102 may be provided as droplets adhering to the lower surface of the spacer wafer SW and/or the upper surface of the substrate wafer PW.
[0036] The adhesive material 102 can be applied, for example, by a jet printing or jet spraying process in which droplets are applied by a jet head that scans over the surface and ejects the droplets at places where the adhesive is to be applied. The collection of droplets does not need to cover an entire surface portion of the spacer wafer SW or substrate wafer PW, but may comprise discrete droplets that flow into each other because of capillary forces when the spacer wafer SW and substrate wafer PW are brought together. In some implementations, the adhesive material 102 can be applied by a screen printing-like process, by a lithographic process, by another printing process or by other means (e.g., by a squeegee).
[0037] To form the stack 10, a third wafer (e.g., optical wafer OW) is aligned with the sub-stack (block 204) and is placed on the sub-stack (block 206) such that its lower surface is on the upper surface of the spacer wafer SW. Here too, a thermally curable adhesive 104 is disposed on one or both of the contacting surfaces at the interface between the spacer wafer SW and the optics wafer OW (see FIG. 6).
[0038] In some implementations, aligning the third wafer (e.g., the optics wafer OW) and the sub-stack involves aligning the optics wafer OW and the substrate wafer PW, and can be performed, for example, using a mask aligner. In some implementations, the mask aligner has multiple (e.g., four) calibrated microscopes that can be used to align alignment marks on the wafers. For example, the substrate wafer PW and the optics OW each may have multiple (e.g., two) alignment marks.
[0039] In some implementations, the first and second wafers (e.g., the substrate wafer PW and the spacer wafer SW) are placed on one another outside the mask aligner to form the sub-stack, which then is loaded into the mask aligner where it is held, for example, on a first chuck. The third wafer (e.g., the optics wafer OW) then is loaded into the mask aligner where it is held by a second chuck. In such implementations, blocks 204 and 206 of FIG. 4 are performed in the mask aligner. In some cases, the mask aligner can provide alignment between the alignment marks on the wafers with accuracy on the order of 1-2 microns. In some implementations, placement of the first and second wafers (e.g., the substrate wafer PW and the spacer wafer SW) on one another (block 202 of FIG. 4) also takes place in the mask aligner. [0040] The thermally curable adhesives 102, 104 can be provided on the surfaces of the wafers prior to loading the wafers into the mask aligner. The thermally curable adhesive 104 at the interface between the second and third wafers can be the same as or different from the thermally curable adhesive 102 at the interface between the first and second wafers. Likewise, the thermally curable adhesive 104 can be applied to the wafer surface(s) using the same technique as, or a different technique from, the technique used to apply the thermally curable adhesive 102. The adhesives 102, 104 should be selected to provide good adhesion to the surfaces of the wafers on which they are applied and preferably should be substantially non-transparent to the light detectable by the detecting member D.
[0041] One reason for using thermally curable adhesives instead of UV-curable adhesives to bond the wafers PW, SW, OW together is that, as described above, the wafers are preferably composed primarily of materials that are substantially non-transparent to the radiation detectable by the detecting member D, which in some applications, includes UV light. Thus, in many cases, UV curing techniques cannot readily be used to bond the wafers in the stack 10 when the adhesive 102, 104 is located on the surfaces of the wafers as shown in FIGS. 5 and 6. On the other hand, as described below, to cure the adhesives 102, 104 thermally, the wafer stack 10 needs to be heated at an elevated temperature. One way of accomplishing such thermal curing is to transfer the wafer stack 10 from the mask aligner to an oven (block 212) and perform the thermal cure in the oven (block 214). However, in the absence of further precautions, transferring the stack 10 prior to curing the adhesives 102, 104 can cause the wafers to become misaligned with respect to one another. For example, the optics wafer OW may become misaligned with respect to the spacer wafer SW and/or the substrate wafer PW.
[0042] To reduce the likelihood of the wafers becoming misaligned when the stack 10 is transferred, for example, to an oven to cure the adhesives 102, 104, the optics wafer OW and spacer wafer SW initially can be bonded to one another using a local (e.g., spot) UV- curing technique at or near the peripheries of the wafers (block 210). The local UV- curing can be performed, for example, while the wafer stack 10 is in the mask aligner, prior to being transferred to the oven for the thermal cure (i.e., prior to blocks 212 and 214 of FIG. 4). As explained in greater detail below, various approaches can be used to accomplish the local UV-curing.
[0043] To facilitate the local bonding of the optics wafer OW and spacer wafer SW, the optics wafer OW includes UV-transparent windows 120 near its periphery. In a particular implementation (see FIG. 7), the optics wafer OW has eight transparent windows 120 substantially equally spaced from another near the periphery of the wafer, with each window 120 having a diameter of between 2-4 mm (e.g., about 3 mm). Other implementations may use a different number of windows, each of which may have a shape or size different from the foregoing illustrated implementation. In some implementations, the windows 120 are through-holes extending from the front surface to the back surface of the optics wafer OW. In other implementations, the windows 120 are partially or completely filled with a UV-transparent material.
[0044] The spacer wafer SW includes openings 122 (see FIG. 8) that correspond to the positions of the windows 120 in the optics wafer OW. The openings 122 in the spacer wafer SW can be formed, for example, as through-holes that extend from the front surface to the back surface of the spacer wafer. The openings 122 in the spacer wafer SW preferably have substantially the same diameter as the diameter of the windows 120 in the optics wafer OW.
[0045] According to a first implementation, it is assumed that the optics wafer OW includes windows 120 that are partially or completely filled with a UV-transparent material. Before bringing the optics wafer OW into contact with the spacer wafer SW, the openings 122 in the spacer wafer SW are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (see FIG. 9). Next, the optical wafer OW is aligned with the substrate wafer PW (FIG. 4, block 204), and the optics wafer OW is placed on the spacer wafer SW (FIG. 4, block 206) as shown in FIG. 10. Next, as shown in FIG. 11, UV radiation (e.g., UV illumination) is directed through the windows 120 of the optics wafer OW so as to cure the adhesive material 124 and locally bond the wafers to one another (FIG. 4, block 210). The foregoing operations, including providing the UV-curable adhesive material 124, can be performed, for example, in a mask aligner. To facilitate dispensing of the UV-curable adhesive material 124 into the openings 122 in the spacer wafer SW, a vacuum chuck that holds the optics wafer OW in the mask aligner can include holes located at positions corresponding to positions of the openings 122. Following the local UV cure, the wafer stack 10 is transferred from the mask aligner to the oven (block 212) and the stack is heated so as to cure the thermally-curable adhesive materials 102, 104 simultaneously. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
[0046] According to a second implementation, it is assumed that the windows 120 in the optics wafer OW are through-holes that extend from the front surface to the back surface of the optics wafer. In this implementation, as shown in FIG. 12, the optics wafer OW is aligned with the sub-stack and placed on the spacer wafer SW (FIG. 4, blocks 204, 206). Then, the openings 122 in the spacer wafer SW and the through-holes 120 are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (see FIG. 13). Next, as shown in FIG. 14, UV radiation is directed to the adhesive material 124 in the through-holes 120 of the optics wafer OW and the openings 122 in the spacer wafer SW so as to cure the adhesive material 124 and locally bond the wafers to one another (FIG. 4, block 210). The foregoing operations, including dispensing of the UV-curable material 124, can be performed, for example, in a mask aligner. Following the local UV cure, the wafer stack 10 is transferred from the mask aligner to the oven (block 212) and the stack is heated so as to cure the thermally- curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
[0047] The local (e.g., spot) UV-cured bonding technique can be used to bond additional wafers to a previously- formed sub-stack of two or more wafers. For example, after adding a third wafer (e.g., the optics wafer OW) to the sub-stack of the spacer wafer SW and substrate wafer PW, a fourth wafer (e.g., a baffle wafer) can be added on top of the sub-stack comprising the optics wafer OW, the spacer wafer SW and the substrate wafer PW. The process can be repeated to add additional wafers, if needed. Furthermore, aligning and stacking the additional wafer(s), as well as dispensing the UV-curable adhesive material and performing the UV-curing process, can be accomplished in the mask aligner prior to transferring the stack to the oven for the thermal curing process. Pre-curing the adhesive material 124 at selected locations distributed over the surface of the wafers prior to removing the wafer stack from the mask aligner reduces the likelihood that misalignment between the wafers will occur, for example, when the stack subsequently is transferred to the oven for thermal curing. The disclosed techniques for forming a wafer stack can, in some implementations, be faster, more accurate and less expensive than forming the wafer stack using a bond aligner.
[0048] In the foregoing examples of forming a wafer stack, a sub-stack composed of a substrate wafer PW and a spacer wafer SW is formed, and the optics wafer OW is placed on the sub-stack. In other implementations, a sub-stack composed of an optics wafer OW and spacer wafer SW is formed, and subsequently a substrate wafer PW is placed on the sub-stack. In both cases, alignment between the sub-stack and another wafer, as well as the local UV-cure step, can take place in a mask aligner prior to moving the wafer stack to an oven for the thermal curing process. However, in the latter case, UV-transparent windows (e.g., through-holes that, in some cases, may be partially or completely filled with a UV-transparent material) are provided in the substrate wafer PW instead of in the optics wafer OW.
[0049] FIGS. 15 - 18 illustrate an example of steps in formation of a wafer stack, where a substrate wafer PW is placed onto a sub-stack composed of an optics wafer OW and spacer wafer SW. As shown in FIG. 15, the spacer wafer SW is placed on the optics wafer OW to form a sub-stack. Thermally-curing adhesive 104 is present at the contact interfaces. As described in the previous examples, the spacer wafer SW includes openings (e.g., through-holes) 122 near its periphery. Next, the openings 122 in the spacer wafer SW are substantially filled with a UV-curable adhesive material 124, such as a UV-curable glue, epoxy or other adhesive (FIG. 16). The substrate wafer PW then is aligned with the optics wafer OW, and the substrate wafer PW is placed on the spacer wafer SW as shown in FIG. 17. In this example, the substrate wafer PW includes UV- transparent windows 130 that are partially or completely filled with a UV-transparent material. Next, as shown in FIG. 18, UV radiation (e.g., UV illumination) is directed through the windows 130 of the substrate wafer PW so as to cure the adhesive material 124 and locally bond the wafers to one another. Following the local UV cure, the wafer stack 10 can be transferred to an oven so as to cure the thermally-curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
[0050] In some implementations, the UV-transparent windows 130 near the periphery of the substrate wafer SW are through-holes that extend from one surface of the substrate wafer SW to its opposite surface. In that case, the openings 122 at the periphery of the spacer wafer SW and the corresponding windows 130 near the periphery of the substrate wafer PW can be substantially filled with the UV-curable material 124 after the substrate wafer SW is aligned and placed on the sub-stack. As in the previous example, UV radiation (e.g., UV illumination) then is directed toward the surface of the substrate wafer PW so as to cure the adhesive material 124 and locally bond the wafers to one another. Following the local UV cure, the wafer stack 10 can be transferred to an oven so as to cure the thermally-curable adhesive materials 102, 104. After removal from the oven, the wafer stack 10 can be separated (e.g., diced) into separate modules 12.
[0051] The fact that many of the alignment steps are carried out on the wafer level makes it possible to achieve good alignment (in particular of members D and E with respect to members L) in a relatively simple and fast way. The overall manufacturing process can, therefore, be very fast and precise. Due to the wafer-scale manufacturing, only a small number of production steps is required for manufacturing multiple modules 12.
[0052] A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other implementations are within the scope of the claims.

Claims

What is claimed is:
1. A method of forming a stack of wafers, the method comprising:
providing a sub-stack comprising a first wafer and a second wafer, each of which has a respective upper surface and lower surface, the sub-stack including a first thermally-curable adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer;
placing a third wafer on the upper surface of the second wafer, the third wafer having an upper surface and a lower surface, wherein a second thermally-curable adhesive is present at an interface between the upper surface of the second wafer and the lower surface of the third wafer;
providing ultra-violet (UV) radiation in a direction of the upper surface of the third wafer to cure a UV-curable adhesive in openings in the second wafer and in contact with portions of the third wafer so as to bond the third wafer to the sub-stack at discrete locations; and
subsequently heating the third wafer and the sub-stack so to cure the first and second thermally-curable adhesives.
2. The method of claim 1 wherein the openings in the second wafer are located near the periphery of the second wafer.
3. The method of claim 2 wherein each of the openings in the second wafer is a through- holes that extends from the upper surface of the second wafer to its lower surface, wherein the UV-curable adhesive substantially fills the openings.
4. The method of claim 1 wherein the UV radiation reaches the UV-curable adhesive by passing through UV-transparent windows in the third wafer.
5. The method of claim 4 further including:
prior to placing the third wafer on the upper surface of the second wafer, dispensing the UV-curable adhesive into the openings of the second wafer; subsequently moving the third wafer onto the upper surface of the second wafer, wherein the UV-transparent windows in the third wafer are substantially aligned over the openings in the second wafer containing the UV-curable adhesive; and
providing the UV radiation through the UV-transparent windows in the third wafer after moving the third wafer onto the upper surface of the second wafer.
6. The method of claim 1 wherein the third wafer includes through-holes that extend from the upper surface of the third wafer to its lower surface, the method further including:
after moving the third wafer onto the upper surface of the second wafer, dispensing the UV-curable adhesive into the openings in the second wafer through the through-holes in the third wafer; and
subsequently providing the UV radiation through the through-holes in the third wafer.
7. The method of claim 1 wherein moving the third wafer onto the upper surface of the second wafer and providing the UV radiation to cure the UV-curable adhesive are performed in a mask aligner.
8. The method of claim 7 further including removing from the mask aligner the third wafer attached to the sub-stack after providing the UV radiation to cure the UV-curable adhesive, and heating the third wafer attached to the sub-stack so to cure the first and second thermally-curable adhesives in a location other than in the mask aligner.
9. The method of claim 1 further including separating the stack of wafers into individual modules each of which includes a portion of the first, second and third wafers.
10. The method of claim 1 wherein the wafers are made of materials substantially non- transparent to UV-radiation.
11. The method of claim 1 wherein the first wafer includes an array of light emitting and light detecting elements mounted on its upper surface, and wherein the third wafer includes an array of optical features.
12. The method of claim 1 wherein the first wafer includes an array of optical features, and wherein the third wafer includes an array of light emitting and light detecting elements mounted on its upper surface.
13. A wafer-level method of fabricating opto-electronic modules, the method comprising: providing a sub-stack comprising a substrate wafer and a spacer wafer, each of which has a respective upper surface and lower surface, wherein the substrate wafer has an array of light emitting and light detecting elements mounted on its upper surface, each of the light emitting and light detecting elements fits within a respective opening in the spacer wafer, and the sub-stack includes a first thermally-curable adhesive at an interface between the upper surface of the substrate wafer and the lower surface of the spacer wafer;
aligning an optics wafer with the sub-stack in a mask aligner, the optics wafer having an upper surface and a lower surface, and further including an array of optical features;
placing the optics wafer onto the sub-stack such that the lower surface of the optics wafer is on the upper surface of the spacer wafer, wherein a second thermally- curable adhesive is present at an interface between the upper surface of the spacer wafer and the lower surface of the optics wafer;
providing ultra-violet (UV) radiation in a direction of the upper surface of the optics wafer to cure a UV-curable adhesive in openings in the spacer wafer and in contact with portions of the optics wafer so as to bond the optics wafer to the sub-stack at discrete locations;
subsequently moving the optics wafer attached to the sub-stack to another location; and
subsequently heating the optics wafer attached to the sub-stack so to cure the first and second thermally-curable adhesives.
14. The method of claim 13 wherein the openings in the spacer wafer are located near its periphery.
15. The method of claim 14 wherein each of the openings in the spacer wafer is a through-hole that extends from its upper surface to its lower surface, wherein the UV- curable adhesive substantially fills the openings.
16. The method of claim 14 wherein the UV radiation reaches the UV-curable adhesive by passing through UV-transparent windows in the optics wafer, wherein the windows are substantially aligned with the openings in the spacer wafer.
17. The method of claim 16 further including:
prior to placing the optics wafer on the sub-stack, dispensing the UV-curable adhesive into the openings of the spacer wafer;
subsequently placing the optics wafer on the upper surface of the spacer wafer; and
providing the UV radiation through the UV-transparent windows in the optics wafer after placing the optics wafer on the upper surface of the spacer wafer.
18. The method of claim 14 wherein the optics wafer includes through-holes that extend from the upper surface of the optics wafer to its lower surface, the method further including:
after placing the optics wafer on the upper surface of the spacer wafer, dispensing the UV-curable adhesive into the openings in the spacer wafer through the through-holes in the optics wafer; and
subsequently providing the UV radiation through the through-holes in the optics wafer.
19. The method of claim 14 wherein placing the optics wafer on the upper surface of the spacer wafer and providing the UV radiation to cure the UV-curable adhesive are performed in the mask aligner.
20. The method of claim 19 further including removing from the mask aligner the optics wafer attached to the sub-stack after providing the UV radiation to cure the UV-curable adhesive, and placing the optics wafer attached to the sub-stack in an environment with a raised temperature so to cure the first and second thermally-curable adhesives in a location other than in the mask aligner.
21. The method of claim 14 further including separating the stack of wafers into individual modules each of which includes a portion of the substrate, spacer and optics wafers and each of which includes at least one of the light emitting elements and at least one of the light detecting elements.
22. A wafer-level method of fabricating opto-electronic modules, the method comprising: providing a sub-stack comprising an optics wafer and a spacer wafer, each of which has a respective first surface and second surface, the optics wafer including an array of optical features, the sub-stack including a first thermally-curable adhesive at an interface between the first surface of the optics wafer and the second surface of the spacer wafer;
aligning a substrate wafer with the sub-stack in a mask aligner, the substrate wafer having a first surface and a second surface, wherein the substrate wafer has an array of light emitting and light detecting elements mounted on its second surface;
placing the substrate wafer onto the sub-stack such that the second surface of the substrate wafer is on the first surface of the spacer wafer, wherein a second thermally- curable adhesive is present at an interface between the first surface of the spacer wafer and the second surface of the substrate wafer;
providing ultra-violet (UV) radiation in a direction of the first surface of the substrate wafer to cure a UV-curable adhesive in openings in the spacer wafer and in contact with portions of the substrate wafer so as to bond the substrate wafer to the sub- stack at discrete locations;
subsequently moving the substrate wafer attached to the sub-stack to another location; and
subsequently heating the substrate wafer attached to the sub-stack so to cure the first and second thermally-curable adhesives.
23. The method of claim 22 wherein the openings in the spacer wafer are located near its periphery.
24. The method of claim 23 wherein each of the openings in the spacer wafer is a through-hole that extends from the first surface of the spacer wafer to its second surface, wherein the UV-curable adhesive substantially fills the openings.
25. The method of claim 23 wherein the UV radiation reaches the UV-curable adhesive by passing through UV-transparent windows in the substrate wafer, wherein the windows are substantially aligned with the openings in the spacer wafer.
26. The method of claim 25 further including:
prior to placing the substrate wafer on the sub-stack, dispensing the UV-curable adhesive into the openings of the spacer wafer;
subsequently placing the substrate wafer on the first surface of the spacer wafer; and
providing the UV radiation through the UV-transparent windows in the substrate wafer after placing the substrate wafer on the first surface of the spacer wafer.
27. The method of claim 23 wherein the substrate wafer includes through-holes that extend from its upper surface to its lower surface, the method further including:
after placing the substrate wafer on the first surface of the spacer wafer, dispensing the UV-curable adhesive into the openings in the spacer wafer through the through-holes in the substrate wafer; and subsequently providing the UV radiation through the through-holes in the substrate wafer.
28. The method of claim 23 wherein placing the substrate wafer on the first surface of the spacer wafer and providing the UV radiation to cure the UV-curable adhesive are performed in the mask aligner.
29. The method of claim 28 further including removing from the mask aligner the substrate wafer attached to the sub-stack after providing the UV radiation to cure the UV- curable adhesive, and placing the substrate wafer attached to the sub-stack in an environment with a raised temperature so to cure the first and second thermally-curable adhesives in a location other than in the mask aligner.
30. The method of claim 23 further including separating the stack of wafers into individual modules each of which includes a portion of the substrate, spacer and optics wafers and each of which includes at least one of the light emitting elements and at least one of the light detecting elements.
31. A wafer stack comprising:
a first wafer having an upper surface and a lower surface;
a second wafer having an upper surface and a lower surface;
a first thermally-cured adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer;
a third wafer having an upper surface and a lower surface,
a second thermally-cured adhesive at an interface between the upper surface of the second wafer and the lower surface of the third wafer;
UV-cured adhesive disposed in the second wafer and in contact with portions of the second and third wafers, wherein the UV-cured adhesive is disposed at discrete locations near the periphery of the second wafer.
32. The wafer stack of claim 31 wherein the third wafer includes UV-transparent windows each of which is substantially aligned with a respective one of the locations in the second wafer that contains the UV-cured adhesive.
33. The wafer stack of claim 31 wherein the UV-cured adhesive also is disposed in the third wafer at locations each of which is substantially aligned with a respective one of the locations in the second wafer that contains the UV-cured adhesive.
34. The wafer stack of claim 31 wherein the discrete locations near the periphery of the second wafer have a diameter in the range of 2-4 mm.
35. The wafer stack of claim 31 wherein each of the discrete locations near the periphery of the second wafer is approximately equally spaced from adjacent ones of the discrete locations.
36. The wafer stack of claim 31 wherein the wafers are made of materials substantially non-transparent to UV-radiation.
PCT/SG2013/000194 2012-05-17 2013-05-15 Assembly of wafer stacks WO2013172786A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
CN201380027156.2A CN104335340B (en) 2012-05-17 2013-05-15 The assembling of wafer stacking
EP13790259.9A EP2850654B1 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
US14/401,606 US9716081B2 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
JP2015512608A JP6151354B2 (en) 2012-05-17 2013-05-15 Assembly of wafer stack
KR1020147035033A KR102107575B1 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
SG11201407221TA SG11201407221TA (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
KR1020207012353A KR102208832B1 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
US15/626,699 US9997506B2 (en) 2012-05-17 2017-06-19 Assembly of wafer stacks
US15/973,714 US10903197B2 (en) 2012-05-17 2018-05-08 Assembly of wafer stacks

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201261648178P 2012-05-17 2012-05-17
US61/648,178 2012-05-17

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US14/401,606 A-371-Of-International US9716081B2 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks
US15/626,699 Continuation US9997506B2 (en) 2012-05-17 2017-06-19 Assembly of wafer stacks

Publications (1)

Publication Number Publication Date
WO2013172786A1 true WO2013172786A1 (en) 2013-11-21

Family

ID=49584061

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SG2013/000194 WO2013172786A1 (en) 2012-05-17 2013-05-15 Assembly of wafer stacks

Country Status (8)

Country Link
US (3) US9716081B2 (en)
EP (1) EP2850654B1 (en)
JP (2) JP6151354B2 (en)
KR (2) KR102208832B1 (en)
CN (2) CN104335340B (en)
SG (2) SG10201701879RA (en)
TW (1) TWI640080B (en)
WO (1) WO2013172786A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016013978A1 (en) 2014-07-23 2016-01-28 Heptagon Micro Optics Pte. Ltd. Light emitter and light detector modules including vertical alignment features
JP2016538727A (en) * 2013-11-22 2016-12-08 ヘプタゴン・マイクロ・オプティクス・プライベート・リミテッドＨｅｐｔａｇｏｎ Ｍｉｃｒｏ Ｏｐｔｉｃｓ Ｐｔｅ． Ｌｔｄ． Compact optoelectronic module
US10193026B2 (en) 2013-10-08 2019-01-29 Heptagon Micro Optics Pte. Ltd. Partial spacers for wafer-level fabricated modules
US20190259741A1 (en) * 2015-04-20 2019-08-22 Advanced Semiconductor Engineering, Inc. Optical sensor module and method for manufacturing the same
DE102015002536B4 (en) 2015-02-28 2021-10-28 Schölly Fiberoptic GmbH Optics arrangement, endoscope and corresponding manufacturing process
WO2022111884A1 (en) * 2020-11-30 2022-06-02 Robert Bosch Gmbh Laser diode device and production method

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140160751A1 (en) * 2012-12-11 2014-06-12 Vixar Inc. Low cost optical package
US20160011054A1 (en) * 2014-07-11 2016-01-14 Omnivision Technologies, Inc. Thermal imaging systems with vacuum-sealing lens cap and associated wafer-level manufacturing methods
FR3025359B1 (en) * 2014-09-01 2016-11-04 Soc Francaise De Detecteurs Infrarouges - Sofradir METHOD FOR POSITIONING ELEMENTS, PARTICULARLY OPTICAL, ON THE REAR PANEL OF A HYBRID TYPE INFRARED SENSOR
TWI596985B (en) * 2015-07-22 2017-08-21 億光電子工業股份有限公司 Light emitting device
JP6964071B2 (en) * 2015-08-27 2021-11-10 ヘプタゴン・マイクロ・オプティクス・プライベート・リミテッドHeptagon Micro Optics Pte. Ltd. Wafer-level methods for manufacturing wafer laminates and optical assemblies
SG10201912998RA (en) * 2015-10-07 2020-02-27 Heptagon Micro Optics Pte Ltd Molded circuit substrates
US20170219793A1 (en) * 2016-01-28 2017-08-03 AAC Technologies Pte. Ltd. Sealed module with glue guiding features and method for making same
EP3258493B1 (en) * 2016-06-16 2021-01-27 ams AG System-on-chip camera with integrated light sensor(s) and method of producing a system-on-chip camera
US10243111B2 (en) 2016-06-29 2019-03-26 Ams Sensors Singapore Pte. Ltd. Optoelectronic device subassemblies and methods of manufacturing the same
US10461066B2 (en) * 2016-06-29 2019-10-29 Maxim Integrated Products, Inc. Structure and method for hybrid optical package with glass top cover
US10551596B2 (en) 2016-06-29 2020-02-04 Ams Sensors Singapore Pte. Ltd. Optical and optoelectronic assemblies including micro-spacers, and methods of manufacturing the same
US20180017741A1 (en) * 2016-07-15 2018-01-18 Advanced Semiconductor Engineering, Inc. Semiconductor package device and method of manufacturing the same
KR102396022B1 (en) * 2017-03-16 2022-05-09 에베 그룹 에. 탈너 게엠베하 Method for bonding at least three substrates
CN107180843B (en) * 2017-05-17 2020-02-18 京东方科技集团股份有限公司 Packaging panel, device packaging structure and preparation method thereof
JP2019046981A (en) * 2017-09-01 2019-03-22 株式会社村田製作所 Optical sensor device and method for manufacturing the same
US11867968B2 (en) * 2017-09-12 2024-01-09 Ams Sensors Singapore Pte. Ltd. Wafer-level manufacture of micro-devices and related two-piece devices, in particular micro-optical systems
JP6925216B2 (en) * 2017-09-28 2021-08-25 アズビル株式会社 Photoelectric sensor
CN109841748B (en) * 2017-11-28 2021-05-07 群创光电股份有限公司 Display device
US10811400B2 (en) * 2018-09-28 2020-10-20 Apple Inc. Wafer level optical module
US10636829B1 (en) * 2018-10-24 2020-04-28 Himax Technologies Limited Wafer-level optical structure
CN109375331B (en) * 2018-11-21 2023-07-04 中国科学院上海技术物理研究所 Multi-lens array optical axis vertical curing device
JP7302007B2 (en) 2019-06-27 2023-07-03 長江存儲科技有限責任公司 Semiconductor device, marking pattern and method for forming semiconductor device
WO2021092777A1 (en) * 2019-11-12 2021-05-20 深圳市汇顶科技股份有限公司 Stacked chip, manufacturing method, image sensor, and electronic device
KR102387982B1 (en) * 2020-03-05 2022-04-19 (주) 브로젠 Method of manufacturing a lidar module
KR102312392B1 (en) * 2020-03-05 2021-10-15 (주) 브로젠 Method of attaching substrates for a lidar module
CN115728914A (en) * 2022-11-18 2023-03-03 厦门力鼎光电股份有限公司 Optical imaging lens

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020093104A1 (en) * 2001-01-17 2002-07-18 International Business Machines Corporation Conductive adhesive interconnection with insulating polymer carrier
US20030147227A1 (en) * 2002-02-05 2003-08-07 International Business Machines Corporation Multi-layered interconnect structure using liquid crystalline polymer dielectric
WO2008045968A2 (en) 2006-10-10 2008-04-17 Adco Products, Inc. Radiation curable sealant composition
JP2009016534A (en) * 2007-07-04 2009-01-22 Tokyo Electron Ltd Laminating method, and laminating substrate

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60149984A (en) 1984-01-17 1985-08-07 Nissan Motor Co Ltd Distance measuring apparatus
JPH05165037A (en) * 1991-12-12 1993-06-29 Matsushita Electric Ind Co Ltd Manufacture of liquid crystal panel
US5368683A (en) * 1993-11-02 1994-11-29 Xerox Corporation Method of fabricating ink jet printheads
US6096155A (en) 1996-09-27 2000-08-01 Digital Optics Corporation Method of dicing wafer level integrated multiple optical elements
KR100277309B1 (en) * 1997-06-13 2001-01-15 마찌다 가쯔히꼬 Liquid Crystal Display and Manufacturing Method Thereof
WO2000007240A1 (en) 1998-07-27 2000-02-10 Reveo, Inc. Three-dimensional packaging technology for multi-layered integrated circuits
DE19908214B4 (en) 1999-02-25 2006-08-31 Siemens Ag Radiation-emitting device and method for detecting an object or a person in the interior of a vehicle
JP3697926B2 (en) 1999-03-05 2005-09-21 セイコーエプソン株式会社 Manufacturing method of semiconductor device
US6324010B1 (en) * 1999-07-19 2001-11-27 Eastman Kodak Company Optical assembly and a method for manufacturing lens systems
JP2001252618A (en) * 2000-03-09 2001-09-18 Ricoh Co Ltd Part fastening method
JP2002110852A (en) 2000-10-03 2002-04-12 Ibiden Co Ltd Semiconductor package and connection structure of semiconductor chip
JP4618859B2 (en) * 2000-10-10 2011-01-26 東レエンジニアリング株式会社 Laminated wafer alignment method
US20040012698A1 (en) * 2001-03-05 2004-01-22 Yasuo Suda Image pickup model and image pickup device
JP2002290842A (en) * 2001-03-23 2002-10-04 Sanyo Electric Co Ltd Manufacturing method for solid-state image sensing device
KR20070089889A (en) * 2002-09-17 2007-09-03 앤터온 비.브이. Camera device, method of manufacturing a camera device, wafer scale package
JP2004207644A (en) * 2002-12-26 2004-07-22 Toto Ltd Electrostatic chuck and apparatus for manufacturing bonded substrate using it
JP2005026587A (en) * 2003-07-04 2005-01-27 Fujikura Ltd Multilayer substrate, base material therefor and manufacturing method therefor
JP4551638B2 (en) * 2003-08-01 2010-09-29 富士フイルム株式会社 Method for manufacturing solid-state imaging device
CN1875617A (en) * 2003-10-27 2006-12-06 皇家飞利浦电子股份有限公司 Camera module and manufacturing method for such a camera module
JP2006224193A (en) * 2005-02-15 2006-08-31 Olympus Corp Electronic device and manufacturing method of electronic device
US7378724B2 (en) 2005-03-24 2008-05-27 Taiwan Semiconductor Manufacturing Company, Ltd. Cavity structure for semiconductor structures
JP2007184680A (en) 2006-01-04 2007-07-19 Fujifilm Corp Solid-state imaging apparatus, and method of manufacturing same
US20070284758A1 (en) * 2006-05-22 2007-12-13 General Electric Company Electronics package and associated method
KR100959922B1 (en) * 2007-11-20 2010-05-26 삼성전자주식회사 Camera modules and methods of fabricating the same
TW200937642A (en) * 2007-12-19 2009-09-01 Heptagon Oy Wafer stack, integrated optical device and method for fabricating the same
KR100969987B1 (en) * 2008-01-10 2010-07-15 연세대학교 산학협력단 Wafer scale optical package and method for fabricating the same
WO2009144707A1 (en) 2008-04-17 2009-12-03 Shilat Optronics Ltd Intrusion warning system
US8866920B2 (en) * 2008-05-20 2014-10-21 Pelican Imaging Corporation Capturing and processing of images using monolithic camera array with heterogeneous imagers
US8828174B2 (en) * 2008-08-20 2014-09-09 Heptagon Micro Optics Pte. Ltd. Method of manufacturing a plurality of optical devices
JP4764941B2 (en) * 2008-09-25 2011-09-07 シャープ株式会社 Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
JP4768060B2 (en) * 2008-09-25 2011-09-07 シャープ株式会社 Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
JP4816704B2 (en) * 2008-09-25 2011-11-16 富士ゼロックス株式会社 Instruction system, instruction program
JP4764942B2 (en) * 2008-09-25 2011-09-07 シャープ株式会社 Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
TW201015727A (en) * 2008-10-07 2010-04-16 Nexpower Technology Corp Thin-film solar cell
JP4832500B2 (en) * 2008-12-01 2011-12-07 シャープ株式会社 Method for manufacturing electronic element wafer module and method for manufacturing optical element wafer module
EP2264898B1 (en) 2009-06-17 2013-05-22 OSRAM Opto Semiconductors GmbH Optical proximity sensor
KR101648540B1 (en) * 2009-08-13 2016-08-16 삼성전자주식회사 Wafer-level lens module and imaging device including the same
JP2011113075A (en) * 2009-11-30 2011-06-09 Fujifilm Corp Method of producing wafer-level lens
SG186210A1 (en) * 2010-06-14 2013-01-30 Heptagon Micro Optics Pte Ltd Camera, and method of manufacturing a plurality of cameras
JP5533339B2 (en) 2010-06-28 2014-06-25 ソニー株式会社 Photoelectric conversion device, its package structure, and method of manufacturing photoelectric conversion device
US8805302B2 (en) 2011-05-19 2014-08-12 Apple Inc. Proximity and ambient light sensor with improved smudge rejection
US8487256B2 (en) 2011-08-31 2013-07-16 Apple Inc. Proximity sensor
US9595553B2 (en) * 2012-11-02 2017-03-14 Heptagon Micro Optics Pte. Ltd. Optical modules including focal length adjustment and fabrication of the optical modules

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020093104A1 (en) * 2001-01-17 2002-07-18 International Business Machines Corporation Conductive adhesive interconnection with insulating polymer carrier
US20030147227A1 (en) * 2002-02-05 2003-08-07 International Business Machines Corporation Multi-layered interconnect structure using liquid crystalline polymer dielectric
WO2008045968A2 (en) 2006-10-10 2008-04-17 Adco Products, Inc. Radiation curable sealant composition
JP2009016534A (en) * 2007-07-04 2009-01-22 Tokyo Electron Ltd Laminating method, and laminating substrate

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2850654A4 *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10193026B2 (en) 2013-10-08 2019-01-29 Heptagon Micro Optics Pte. Ltd. Partial spacers for wafer-level fabricated modules
JP2016538727A (en) * 2013-11-22 2016-12-08 ヘプタゴン・マイクロ・オプティクス・プライベート・リミテッドＨｅｐｔａｇｏｎ Ｍｉｃｒｏ Ｏｐｔｉｃｓ Ｐｔｅ． Ｌｔｄ． Compact optoelectronic module
US10679976B2 (en) 2013-11-22 2020-06-09 Ams Sensors Singapore Pte. Ltd. Compact optoelectronic modules
WO2016013978A1 (en) 2014-07-23 2016-01-28 Heptagon Micro Optics Pte. Ltd. Light emitter and light detector modules including vertical alignment features
EP3172608A4 (en) * 2014-07-23 2018-01-24 Heptagon Micro Optics Pte. Ltd. Light emitter and light detector modules including vertical alignment features
US10566363B2 (en) 2014-07-23 2020-02-18 Heptagon Micro Optics Pte. Ltd. Light emitter and light detector modules including vertical alignment features
JP2021002055A (en) * 2014-07-23 2021-01-07 ヘプタゴン・マイクロ・オプティクス・プライベート・リミテッドＨｅｐｔａｇｏｎ Ｍｉｃｒｏ Ｏｐｔｉｃｓ Ｐｔｅ． Ｌｔｄ． Light emitter and light detector module including vertical alignment feature
JP7084455B2 (en) 2014-07-23 2022-06-14 ヘプタゴン・マイクロ・オプティクス・プライベート・リミテッド Light emitter and photodetector module with vertical alignment mechanism
DE102015002536B4 (en) 2015-02-28 2021-10-28 Schölly Fiberoptic GmbH Optics arrangement, endoscope and corresponding manufacturing process
US20190259741A1 (en) * 2015-04-20 2019-08-22 Advanced Semiconductor Engineering, Inc. Optical sensor module and method for manufacturing the same
US11257799B2 (en) * 2015-04-20 2022-02-22 Advanced Semiconductor Engineering, Inc. Optical sensor module and method for manufacturing the same
WO2022111884A1 (en) * 2020-11-30 2022-06-02 Robert Bosch Gmbh Laser diode device and production method

Also Published As

Publication number Publication date
US9716081B2 (en) 2017-07-25
CN107845650B (en) 2021-10-26
JP2015519751A (en) 2015-07-09
TW201405764A (en) 2014-02-01
CN104335340B (en) 2017-11-03
JP2017199912A (en) 2017-11-02
JP6437590B2 (en) 2018-12-12
SG11201407221TA (en) 2014-12-30
KR20200049894A (en) 2020-05-08
US20150115413A1 (en) 2015-04-30
US10903197B2 (en) 2021-01-26
US9997506B2 (en) 2018-06-12
JP6151354B2 (en) 2017-06-21
SG10201701879RA (en) 2017-04-27
EP2850654B1 (en) 2016-10-26
KR102107575B1 (en) 2020-05-08
CN107845650A (en) 2018-03-27
US20180261585A1 (en) 2018-09-13
EP2850654A4 (en) 2015-11-04
KR102208832B1 (en) 2021-01-29
CN104335340A (en) 2015-02-04
TWI640080B (en) 2018-11-01
US20170309605A1 (en) 2017-10-26
EP2850654A1 (en) 2015-03-25
KR20150013780A (en) 2015-02-05

Similar Documents

Publication Publication Date Title
US10903197B2 (en) Assembly of wafer stacks
US11005001B2 (en) Opto-electronic modules and methods of manufacturing the same and appliances and devices comprising the same
JP6328813B2 (en) Reflowable optoelectronic module
US9899251B2 (en) Use of vacuum chucks to hold a wafer or wafer sub-stack

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13790259

Country of ref document: EP

Kind code of ref document: A1

REEP Request for entry into the european phase

Ref document number: 2013790259

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2013790259

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2015512608

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 14401606

Country of ref document: US

ENP Entry into the national phase

Ref document number: 20147035033

Country of ref document: KR

Kind code of ref document: A