WO2013078602A1 - Bridgeless power factor correction converter - Google Patents

Bridgeless power factor correction converter Download PDF

Info

Publication number
WO2013078602A1
WO2013078602A1 PCT/CN2011/083097 CN2011083097W WO2013078602A1 WO 2013078602 A1 WO2013078602 A1 WO 2013078602A1 CN 2011083097 W CN2011083097 W CN 2011083097W WO 2013078602 A1 WO2013078602 A1 WO 2013078602A1
Authority
WO
WIPO (PCT)
Prior art keywords
diode
switch
inductor
output capacitor
tube
Prior art date
Application number
PCT/CN2011/083097
Other languages
French (fr)
Chinese (zh)
Inventor
刘立向
李战伟
Original Assignee
深圳市核达中远通电源技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市核达中远通电源技术有限公司 filed Critical 深圳市核达中远通电源技术有限公司
Priority to CN201180003734XA priority Critical patent/CN102742132A/en
Priority to PCT/CN2011/083097 priority patent/WO2013078602A1/en
Publication of WO2013078602A1 publication Critical patent/WO2013078602A1/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/42Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208Arrangements for improving power factor of AC input
    • H02M1/4225Arrangements for improving power factor of AC input using a non-isolated boost converter
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0083Converters characterised by their input or output configuration
    • H02M1/0085Partially controlled bridges
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P80/00Climate change mitigation technologies for sector-wide applications
    • Y02P80/10Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier

Definitions

  • the present invention relates to power electronics, and more particularly to a bridgeless power factor correction converter. Background technique
  • the existing conventional Bridgeless PFC (Power Factor Correction) circuit is shown in Figure 1. Its features are low cost, low efficiency and high efficiency. The missing point is that there is severe EMI common mode noise.
  • An improved bridgeless PFC circuit is shown in Fig. 2, which is characterized by solving the problem of EMI common mode noise, similar to a conventional bridged PFC. The disadvantage is that two book diodes D3, D4 are added, which can only reduce the loss of half of the rectifier bridge. Equivalent to two identical PFC circuits operating separately, with low inductance utilization and low power density.
  • Another improved bridgeless PFC circuit (see U.S. Patent No. 7,215,560 B2) is shown in Figure 3, which is characterized by the replacement of D3/D4 in Figure 2 with a capacitor C1/C2. The disadvantage is that the capacitor will pass a large current and require a large capacitance. In addition, the life of the capacitor is short, which reduces the reliability of the whole machine; two inductors are required, and the power density is low.
  • the main object of the present invention is to provide a bridgeless power factor correction converter with low common mode noise and high power density in view of the deficiencies of the prior art.
  • the present invention adopts the following technical solutions:
  • a bridgeless power factor correction converter includes an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a first diode, a second diode, and an output capacitor, the input a first end of the power source is connected to the anode of the first diode through the first inductor, and a second end of the input power source is connected to an anode of the second diode through the second inductor, a diode and a cathode of the second diode are connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first two through the first switch tube and the second switch tube respectively
  • the pole tube and the anode of the second diode, the bridgeless power factor correction converter is characterized by further comprising a selective conducting unit, wherein the other end of the output capacitor is connected through a selective conducting unit Connecting the first switch tube and the second switch tube.
  • the first inductor and the second inductor may be formed by a coupled inductor, or two independent inductors may be used.
  • the selective conducting unit is a third diode or a power switch, and if the third diode is employed, its anode is connected to the other end of the output capacitor.
  • the power switch tube may be a metal oxide semiconductor field effect transistor (MOSFET) or an insulated gate bipolar transistor (IGBT), or other types of switch tubes may be used.
  • MOSFET metal oxide semiconductor field effect transistor
  • IGBT insulated gate bipolar transistor
  • the selective conducting unit includes a third diode and a third switching transistor connected in parallel to the third diode, the anode of the third diode connecting the output The other end of the capacitor.
  • the selective conducting unit may further include a fourth switching tube, and the fourth switching tube is connected to the third switching tube and connected in parallel to the third diode.
  • a bridgeless power factor correction converter includes an input power source, a first inductor, a first switching transistor, a second switching transistor, a first diode, a second diode, and an output capacitor, the first of the input power sources Connecting the anode of the first diode through the first inductor, the second end of the input power source is connected to the anode of the second diode, the first diode and the second second a cathode of the pole tube is connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first diode and the second diode through the first switch tube and the second switch tube respectively
  • the anode is characterized in that it further comprises a selective conducting unit, and the other end of the output capacitor is connected to the first switching tube and the second switching tube through a selective conducting unit.
  • a bridgeless power factor correction converter includes an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, wherein the input power source The first end is connected to one end of the first switch tube through the first inductor, and the second end of the input power source is connected to one end of the third switch tube through the second inductor, the first switch tube and The other end of the third switch tube is connected to one end of the output capacitor, and the other end of the output capacitor is connected to the one end of the first switch tube through the second switch tube and the fourth switch tube respectively And the one end of the third switch tube, further comprising a selective turn-on unit, wherein the other end of the output capacitor is connected to the two switch tubes and the fourth through a selective turn-on unit turning tube.
  • the selective conducting unit is a third diode or a power switching tube, and if the third diode is employed, an anode thereof is connected to the other end of the output capacitor.
  • the selective turn-on unit includes a third diode and a fifth switch tube connected in parallel to the third diode, and an anode of the third diode connects the output The other end of the capacitor.
  • a bridgeless power factor correction converter includes an input power source, a first inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, and the first end of the input power source passes
  • the first inductor is connected to one end of the first switch tube
  • the second end of the input power source is connected to one end of the third switch tube
  • the other end of the first switch tube and the third switch tube are connected
  • One end of the output capacitor, and the other end of the output capacitor is connected to the one end of the first switch tube and the third switch tube through the second switch tube and the fourth switch tube respectively
  • the one end is characterized in that it further comprises a selective conducting unit, and the other end of the output capacitor is connected to the two switching tubes and the fourth switching tube through a selective conducting unit.
  • a bridgeless power factor correction circuit comprising a plurality of any of the foregoing bridgeless power factor correction converters interleaved in parallel, the bridgeless power factor correction converters sharing the input power supply and the output capacitance.
  • the present invention provides a selective conducting unit, such as a diode or a power switching transistor, on the other end of the output capacitor, the selective conducting unit being configured as a (diode) or controllable (power switching tube) only allowing it to be desired
  • the direction is turned on, so that the parasitic capacitance is not always in a state of charge and discharge during the switching period.
  • the invention can reduce the volume of the power supply, increase the power density, reduce the EMI common mode noise, and can achieve better cost, efficiency, power density, volume, and EMI. Balance.
  • FIG. 1 is a topological diagram of a prior art bridgeless power factor correction converter
  • FIG. 2 is a topological diagram of a conventional second bridgeless power factor correction converter
  • FIG. 3 is a topological diagram of a third bridgeless power factor correction converter
  • FIG. 4 is a top view of a bridgeless power factor correction converter according to an embodiment of the present invention
  • FIG. 5A shows that the second diode D2 of the positive half cycle of the circuit shown in FIG. 4 is not involved;
  • Figure 5B shows that the first diode D1 of the negative half cycle of the circuit shown in Figure 4 is not involved
  • Figure 6 and Figure 7 show the parasitic capacitance to ground and the equivalent parasitic capacitance between input and output in the circuit shown in Figure 4, respectively;
  • Figure 8 shows the voltage waveform on the equivalent parasitic capacitance in the circuit shown in Figure 1;
  • FIG. 9 is a diagram showing voltage waveforms on the equivalent parasitic capacitance in the circuit shown in Figure 4; 10-14 illustrate a bridgeless power factor correction converter in accordance with further embodiments of the present invention; FIG. 15 illustrates an interleaved parallel bridgeless power factor correction conversion circuit in accordance with one embodiment of the present invention;
  • Figure 16 shows the case where the switch S3 of the circuit shown in Figure 11 uses a MOSFET
  • 17a, b show the reverse recovery characteristics of the diode diodes of the diode D3 and the MOSFET of the circuit shown in Fig. 16;
  • Figure 18 is a diagram showing a case where the switching transistors S3, S4 of the circuit shown in Figure 12 are connected in series with the top MOSFET;
  • Figure 19 is a top view of a bridgeless power factor correction converter in accordance with yet another embodiment of the present invention. detailed description
  • the PFC converter includes an input power source A, first and second inductors L1A, LIB, first and second switch transistors S1, S2, and first to third diodes D1, D2. ,
  • the circuit works as follows:
  • the second switch S2 is always in the open (or high frequency switch) state, the first switch S1 is in the high frequency switch state, and when the first switch S1 is turned on, the power is passed through the first switch S1 and the first switch
  • the second switch S2 charges and stores the first inductor L1A and the second inductor LIB.
  • the first switch S1 is turned off, and the first inductor L1A and the second inductor LIB are reversed, and the power is passed through the power supply.
  • the first diode D1, the third diode D3 and the second switching transistor S2 charge the output capacitor Co and transfer energy to the load of the subsequent stage.
  • the first switch S1 When the inductor current drops to the set value (or the end of the switching period), the first switch S1 is turned on, and the inductors L1A and LIB are recharged and stored, so that they are repeated.
  • the second diode D2 At the positive half of the input, the second diode D2 does not participate in the operation, see Figure 5A.
  • the positive half cycle of the input can also be turned on by the body diode of the second switch S2, in which case it is also feasible that the second switch S2 is in the high frequency switching state.
  • the first switch S1 is always in the open (or high frequency switch) state
  • the second switch S2 is in the high frequency switch state
  • the power is passed through the second switch S2 and the A switching transistor S1 charges and stores the second inductor LIB and the first inductor L1A.
  • the second switching transistor S2 is turned off, and the second inductor LIB and the first inductor L1A are reversed in voltage, and are connected in series with the power source.
  • the second diode D2, the third diode D3 and the first switching transistor S 1 charge the output capacitor Co and transfer energy to the load of the subsequent stage.
  • the second switch S2 When the inductor current drops to the set value (or the end of the switching period), the second switch S2 is turned on, and the inductors LIB and L1A are charged again to store energy. So repeating this week.
  • the first diode D1 does not participate in the operation, see Fig. 5B.
  • the input negative half cycle can also be turned on by the body diode of the first switching transistor SI. In this case, it is also feasible that the first switching transistor S1 is in the high frequency switching state.
  • the charge and discharge voltage waveforms of several switching cycles on the equivalent capacitor C1 periodically change between ⁇ and
  • Vin is the input AC voltage
  • Vo is the output voltage of the PFC circuit, with reference to the output ground.
  • the situation is the same as the input half a week.
  • the third diode D3 of Fig. 4 can be replaced with a power switch tube S3.
  • the power switch S3 can function the same as the third diode D3 shown in FIG.
  • the third diode D3 of FIG. 4 may be replaced with another form of selective conduction unit including a third diode D3 and a third diode connected in parallel.
  • the third switching transistor S3 between the cathode and the anode of the D3, the output capacitor Co is connected to the first switching transistor S1 and the second switching transistor S2 through the third diode D3 and the third switching transistor S3.
  • the reason for adding the third switch S3 is as follows: taking the switch S3 as the MOSFET as an example, see FIG. 16, wherein SD3 is the body diode of the switch S3, and the recovery characteristics of the body diode of the MOSFET are not as good as the recovery characteristics of the individual diodes, as shown in the figure.
  • this embodiment can reduce the loss caused by the difference in reverse current recovery characteristics by means of the diode D3 and the switching tube S3 alone, and improve the efficiency.
  • the operation of the circuit shown in Figures 10 and 11 is similar to that of the circuit shown in Figure 4, except that the control of the switch S3 is increased.
  • the switch S3 When the first switch S1 is turned on, the switch S3 is turned off when the first switch S1 is turned on; when the first switch S1 is turned off, the switch S3 is turned on.
  • the switch S2 is turned on, the switch S3 is turned off when the second switch S2 is turned on; when the second switch S2 is turned off, the switch S3 is turned on.
  • the third switch S3 of Fig. 11 may be further replaced with a third switch S3 and a fourth switch S4 connected in series in a top form.
  • the third switch S3 and the fourth switch S4 in Fig. 12 are the same as those of the third switch S3 in Fig. 11.
  • the advantage of using two switching tubes in series with the top is that the switching tubes S3 and S4 are MOSFETs, see Figure 18.
  • SD3 and SD4 are the body diodes of the switch tubes S3 and S4 respectively, and the on-time of the switch tubes S3 and S4 is t1, so that the diode D3 acts at the time t2, and the direction of the body diodes SD3 and SD4 is opposite in the t2 time.
  • the current has no path, which avoids losses due to poor reverse current recovery characteristics of the MOSFET body diode and improves efficiency.
  • the presence of the parallel diode D3 provides a reliable one-way conduction branch that prevents the body diodes of the switching transistors S3, S4 from adversely affecting the top connection.
  • the sources of the switching transistors S3, S4 are connected together.
  • the drains of the switching transistors S3, S4 are connected together to form a top.
  • the first and second diodes D1, D2 in FIG. 4 may also be replaced with power switch tubes S1, S3, and the connection of the output capacitor Co to the output end is selected.
  • the sexual conduction unit may also be a power switch tube S5 or a diode (not shown).
  • the first inductance and the second inductance can be two separate inductances.
  • Figure 14 shows an embodiment using two independent inductors, L1 and L2, each of which is equivalent to half the size of one inductor in the circuit shown in Figure 2.
  • the first inductor L1A and the second inductor LIB are in the form of a coupled inductor, and the total volume of the coupled inductor is equivalent to the size of one inductor in the circuit shown in FIG. .
  • the number of inductors can be reduced, the volume can be reduced, the power density of the power supply can be increased, and the utilization of the inductor can be improved.
  • n is greater than or equal to 2
  • n is greater than or equal to 2
  • diodes D3, D23 ... Dn3 are added, and a main circuit similar to the other embodiments can also be employed.
  • Figure 19 illustrates a bridgeless power factor correction converter of yet another embodiment, with Figure 4 and Figure
  • the circuit shown in Figure 14 differs in that only one inductor L1 is used. This is the limit of the inductance of inductor L1A and inductor LIB (Fig. 4) or inductor L1 and inductor L2 (Fig. 14), that is, the inductance of inductor LIB.
  • the amount is 0, and the inductance of the inductor L1A is the sum of the inductances of the previous inductor L1A and LIB (or the inductance of the inductor L2 is 0, and the inductance of the inductor L1 is the sum of the inductances of the previous inductors L1 and L2). vice versa.
  • the main circuit of each converter in the bridgeless power factor correction circuit shown in Fig. 15 can also use only one inductor.
  • each of the switch tubes may be a power switch tube such as a MOSFET or an IGBT, or other types of switch tubes may be used.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)

Abstract

A bridgeless power factor correction converter includes an input power supply (AC), a first inductor (L1A), a second inductor (L1B), a first switching transistor (S1), a second switching transistor (S2), a first diode (D1), a second diode (D2), and an output capacitor (Co). The first terminal of the input power supply (AC) is connected with the anode of the first diode (D1) through the first inductor (L1A). The second terminal of the input power supply (AC) is connected with the anode of the second diode (D2) through the second inductor (L1B). The cathode of the first diode (D1) and the cathode of the second diode (D2) are connected with one terminal of the output capacitor (Co). The other terminal of the output capacitor (Co) is connected with the anode of the first diode (D1) and the anode of the second diode (D2) through the first switching transistor (S1) and the second switching transistor (S2). The converter further includes a selective conduction unit (D3). The other terminal of the output capacitor (Co) is connected with the first switching transistor (S1) and the second switching transistor (S2) through the selective conduction unit (D3). The common-mode noise of the power factor correction converter can be reduced effectively by setting the selective conduction unit (D3).

Description

无桥功率因数校正变换器 技术领域  Bridgeless power factor correction converter
本发明涉及电力电子, 特别是涉及一种无桥功率因数校正变换器。 背景技术  The present invention relates to power electronics, and more particularly to a bridgeless power factor correction converter. Background technique
现有的常规无桥 PFC (Power Factor Correction) 电路如图 1, 其特 点是器件少, 成本低, 效率高。 缺说点是有严重的 EMI共模噪声。 现有的一 种改进的无桥 PFC电路如图 2, 其特点是解决了 EMI共模噪声的问题, 与 常规的有桥 PFC相似。 缺点是增加了两个书二极管 D3,D4, 只能减少一半整 流桥的损耗。 相当于两个同样的 PFC电路分别工作, 电感的利用率低, 功 率密度低。 现有的另外一种改进的无桥 PFC 电路 (参见美国专利 US 7, 215, 560 B2 )如图 3, 其特点是用电容 C1/C2替代了图 2中的 D3/D4。缺 点是电容上会通过大电流, 需要较大的电容, 另外电容的寿命短, 降低了 整机的可靠性; 需要两个电感, 功率密度低。  The existing conventional Bridgeless PFC (Power Factor Correction) circuit is shown in Figure 1. Its features are low cost, low efficiency and high efficiency. The missing point is that there is severe EMI common mode noise. An improved bridgeless PFC circuit is shown in Fig. 2, which is characterized by solving the problem of EMI common mode noise, similar to a conventional bridged PFC. The disadvantage is that two book diodes D3, D4 are added, which can only reduce the loss of half of the rectifier bridge. Equivalent to two identical PFC circuits operating separately, with low inductance utilization and low power density. Another improved bridgeless PFC circuit (see U.S. Patent No. 7,215,560 B2) is shown in Figure 3, which is characterized by the replacement of D3/D4 in Figure 2 with a capacitor C1/C2. The disadvantage is that the capacitor will pass a large current and require a large capacitance. In addition, the life of the capacitor is short, which reduces the reliability of the whole machine; two inductors are required, and the power density is low.
参考专利文献- Reference patent documents -
ZL 200510079923. 1; ZL 200510079923. 1;
US 7215560 B2 ; US 7215560 B2;
Figure imgf000003_0001
Figure imgf000003_0001
发明内容 Summary of the invention
本发明的主要目的就是针对现有技术的不足, 提供一种低共模噪声和 高功率密度的无桥功率因数校正变换器。  The main object of the present invention is to provide a bridgeless power factor correction converter with low common mode noise and high power density in view of the deficiencies of the prior art.
为实现上述目的, 本发明采用以下技术方案:  To achieve the above object, the present invention adopts the following technical solutions:
一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第二电感、 第一开关管、 第二开关管、 第一二极管、 第二二极管以及输出电容, 所述 输入电源的第一端通过所述第一电感连接所述第一二极管的阳极, 所述输 入电源的第二端通过所述第二电感连接所述第二二极管的阳极, 所述第一 二极管和所述第二二极管的阴极连接所述输出电容的一端, 所述输出电容 的另一端分别通过所述第一开关管和所述第二开关管连接所述第一二极 管和所述第二二极管的阳极, 所述无桥功率因数校正变换器特征在于,还 包括选择性导通单元, 所述输出电容的所述另一端通过选择性导通单元连 接所述第一开关管和所述第二开关管。 A bridgeless power factor correction converter includes an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a first diode, a second diode, and an output capacitor, the input a first end of the power source is connected to the anode of the first diode through the first inductor, and a second end of the input power source is connected to an anode of the second diode through the second inductor, a diode and a cathode of the second diode are connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first two through the first switch tube and the second switch tube respectively The pole tube and the anode of the second diode, the bridgeless power factor correction converter is characterized by further comprising a selective conducting unit, wherein the other end of the output capacitor is connected through a selective conducting unit Connecting the first switch tube and the second switch tube.
所述第一电感和所述第二电感可以是耦合电感形成, 也可以是采用两 个独立的电感。  The first inductor and the second inductor may be formed by a coupled inductor, or two independent inductors may be used.
根据一种实施方案, 所述选择性导通单元是第三二极管或功率开关 管, 若采用所述第三二极管, 其阳极连接所述输出电容的所述另一端。  According to an embodiment, the selective conducting unit is a third diode or a power switch, and if the third diode is employed, its anode is connected to the other end of the output capacitor.
所述功率开关管可以是金属氧化物半导体场效应管 (MOSFET, Metal Oxide Semiconductor Field Effect Transistor ) 或绝缘栅双极晶体管 ( IGBT, Insulated Gate Bipolar Transi stor) , 也可以采用其他类型的 开关管。  The power switch tube may be a metal oxide semiconductor field effect transistor (MOSFET) or an insulated gate bipolar transistor (IGBT), or other types of switch tubes may be used.
根据另一种实施方案, 所述选择性导通单元包括第三二极管和并联在 所述第三二极管上的第三开关管, 所述第三二极管的阳极连接所述输出电 容的所述另一端。  According to another embodiment, the selective conducting unit includes a third diode and a third switching transistor connected in parallel to the third diode, the anode of the third diode connecting the output The other end of the capacitor.
所述选择性导通单元还可以进一步包括第四开关管, 所述第四开关管 与所述第三开关管对顶连接后并联在所述第三二极管上。  The selective conducting unit may further include a fourth switching tube, and the fourth switching tube is connected to the third switching tube and connected in parallel to the third diode.
一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第一开关 管、 第二开关管、 第一二极管、 第二二极管以及输出电容, 所述输入电源 的第一端通过所述第一电感连接所述第一二极管的阳极, 所述输入电源的 第二端连接所述第二二极管的阳极, 所述第一二极管和所述第二二极管的 阴极连接所述输出电容的一端, 所述输出电容的另一端分别通过所述第一 开关管和所述第二开关管连接所述第一二极管和所述第二二极管的阳极, 其特征在于,还包括选择性导通单元, 所述输出电容的所述另一端通过选 择性导通单元连接所述第一开关管和所述第二开关管。  A bridgeless power factor correction converter includes an input power source, a first inductor, a first switching transistor, a second switching transistor, a first diode, a second diode, and an output capacitor, the first of the input power sources Connecting the anode of the first diode through the first inductor, the second end of the input power source is connected to the anode of the second diode, the first diode and the second second a cathode of the pole tube is connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first diode and the second diode through the first switch tube and the second switch tube respectively The anode is characterized in that it further comprises a selective conducting unit, and the other end of the output capacitor is connected to the first switching tube and the second switching tube through a selective conducting unit.
一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第二电感、 第一开关管、 第二开关管、 第三开关管、 第四开关管以及输出电容, 所述 输入电源的第一端通过所述第一电感连接所述第一开关管的一端, 所述输 入电源的第二端通过所述第二电感连接所述第三开关管的一端, 所述第一 开关管和所述第三开关管的另一端连接所述输出电容的一端, 所述输出电 容的另一端分别通过所述第二开关管和所述第四开关管连接所述第一开 关管的所述一端和所述第三开关管的所述一端, 其特征在于,还包括选择 性导通单元, 所述输出电容的所述另一端通过选择性导通单元连接所述二 开关管和所述第四开关管。  A bridgeless power factor correction converter includes an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, wherein the input power source The first end is connected to one end of the first switch tube through the first inductor, and the second end of the input power source is connected to one end of the third switch tube through the second inductor, the first switch tube and The other end of the third switch tube is connected to one end of the output capacitor, and the other end of the output capacitor is connected to the one end of the first switch tube through the second switch tube and the fourth switch tube respectively And the one end of the third switch tube, further comprising a selective turn-on unit, wherein the other end of the output capacitor is connected to the two switch tubes and the fourth through a selective turn-on unit turning tube.
根据一种实施方案, 所述选择性导通单元是第三二极管或功率开关 管, 若采用所述第三二极管, 其阳极连接所述输出电容的所述另一端。 根据另一种实施方案, 所述选择性导通单元包括第三二极管和并联在 所述第三二极管上的第五开关管, 所述第三二极管的阳极连接所述输出电 容的所述另一端。 According to an embodiment, the selective conducting unit is a third diode or a power switching tube, and if the third diode is employed, an anode thereof is connected to the other end of the output capacitor. According to another embodiment, the selective turn-on unit includes a third diode and a fifth switch tube connected in parallel to the third diode, and an anode of the third diode connects the output The other end of the capacitor.
一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第一开关 管、 第二开关管、 第三开关管、 第四开关管以及输出电容, 所述输入电源 的第一端通过所述第一电感连接所述第一开关管的一端, 所述输入电源的 第二端连接所述第三开关管的一端, 所述第一开关管和所述第三开关管的 另一端连接所述输出电容的一端, 所述输出电容的另一端分别通过所述第 二开关管和所述第四开关管连接所述第一开关管的所述一端和所述第三 开关管的所述一端, 其特征在于,还包括选择性导通单元, 所述输出电容 的所述另一端通过选择性导通单元连接所述二开关管和所述第四开关管。  A bridgeless power factor correction converter includes an input power source, a first inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, and the first end of the input power source passes The first inductor is connected to one end of the first switch tube, the second end of the input power source is connected to one end of the third switch tube, and the other end of the first switch tube and the third switch tube are connected One end of the output capacitor, and the other end of the output capacitor is connected to the one end of the first switch tube and the third switch tube through the second switch tube and the fourth switch tube respectively The one end is characterized in that it further comprises a selective conducting unit, and the other end of the output capacitor is connected to the two switching tubes and the fourth switching tube through a selective conducting unit.
一种无桥功率因数校正电路, 包括交错并联的多个前述任一种无桥功 率因数校正变换器, 这些无桥功率因数校正变换器共用所述输入电源和所 述输出电容。  A bridgeless power factor correction circuit comprising a plurality of any of the foregoing bridgeless power factor correction converters interleaved in parallel, the bridgeless power factor correction converters sharing the input power supply and the output capacitance.
本发明有益的技术效果是:  The beneficial technical effects of the present invention are:
本发明通过在输出电容的另一端上设置选择性导通单元, 例如二极管 或功率开关管, 该选择性导通单元配置成 (二极管) 或可控制成 (功率开 关管) 只允许其在希望的方向上导通, 从而使得寄生电容在开关周期内不 会始终处于充放电的状态, 这样, 由于寄生电容上充电电流小, 电压值较 稳定, 故有效减小了共模噪声。 相比现有的无桥功率因数校正变换器, 本 发明能够减小电源的体积,提高功率密度,降低 EMI 共模噪声,并在成本、 效率、 功率密度、 体积、 EMI上能做到较好的平衡。  The present invention provides a selective conducting unit, such as a diode or a power switching transistor, on the other end of the output capacitor, the selective conducting unit being configured as a (diode) or controllable (power switching tube) only allowing it to be desired The direction is turned on, so that the parasitic capacitance is not always in a state of charge and discharge during the switching period. Thus, since the charging current on the parasitic capacitance is small and the voltage value is relatively stable, the common mode noise is effectively reduced. Compared with the existing bridgeless power factor correction converter, the invention can reduce the volume of the power supply, increase the power density, reduce the EMI common mode noise, and can achieve better cost, efficiency, power density, volume, and EMI. Balance.
附图说明 DRAWINGS
图 1为现有的第一种无桥功率因数校正变换器拓扑图;  1 is a topological diagram of a prior art bridgeless power factor correction converter;
图 2为现有的第二种无桥功率因数校正变换器拓扑图;  2 is a topological diagram of a conventional second bridgeless power factor correction converter;
图 3为现有的第三种无桥功率因数校正变换器拓扑图;  3 is a topological diagram of a third bridgeless power factor correction converter;
图 4为根据本发明一个实施例的无桥功率因数校正变换器拓扑图; 图 5A表示图 4所示电路正半周第二二极管 D2未参与工作;  4 is a top view of a bridgeless power factor correction converter according to an embodiment of the present invention; FIG. 5A shows that the second diode D2 of the positive half cycle of the circuit shown in FIG. 4 is not involved;
图 5B表示图 4所示电路负半周第一二极管 D1未参与工作;  Figure 5B shows that the first diode D1 of the negative half cycle of the circuit shown in Figure 4 is not involved;
图 6和图 7分别表示图 4所示电路中对地的寄生电容和输入与输出之 间的等效寄生电容;  Figure 6 and Figure 7 show the parasitic capacitance to ground and the equivalent parasitic capacitance between input and output in the circuit shown in Figure 4, respectively;
图 8表示图 1所示电路中等效寄生电容上的电压波形;  Figure 8 shows the voltage waveform on the equivalent parasitic capacitance in the circuit shown in Figure 1;
图 9表示图 4所示电路中等效寄生电容上的电压波形; 图 10-14表示根据本发明另一些实施例的无桥功率因数校正变换器; 图 15表示根据本发明一个实施例的交错并联无桥功率因数校正变换 电路; Figure 9 is a diagram showing voltage waveforms on the equivalent parasitic capacitance in the circuit shown in Figure 4; 10-14 illustrate a bridgeless power factor correction converter in accordance with further embodiments of the present invention; FIG. 15 illustrates an interleaved parallel bridgeless power factor correction conversion circuit in accordance with one embodiment of the present invention;
图 16表示图 11所示电路中开关管 S3采用 M0SFET的情形;  Figure 16 shows the case where the switch S3 of the circuit shown in Figure 11 uses a MOSFET;
图 17a、 b表示图 16所示电路中二极管 D3和 M0SFET 的体二极管各自 的反向恢复特性;  17a, b show the reverse recovery characteristics of the diode diodes of the diode D3 and the MOSFET of the circuit shown in Fig. 16;
图 18表示图 12所示电路中开关管 S3、 S4采用对顶串联的 M0SFET的 一种情形;  Figure 18 is a diagram showing a case where the switching transistors S3, S4 of the circuit shown in Figure 12 are connected in series with the top MOSFET;
图 19根据本发明又一个实施例的无桥功率因数校正变换器拓扑图。 具体实施方式  Figure 19 is a top view of a bridgeless power factor correction converter in accordance with yet another embodiment of the present invention. detailed description
以下通过实施例结合附图对本发明进行进一步的详细说明。  The invention will be further described in detail below by means of embodiments with reference to the accompanying drawings.
参见图 4, 在一个实施例中, PFC变换器包括输入电源 A、第一和第二 电感 L1A、 LIB , 第一和第二开关管 Sl、 S2, 第一至第三二极管 Dl、 D2、 Referring to FIG. 4, in one embodiment, the PFC converter includes an input power source A, first and second inductors L1A, LIB, first and second switch transistors S1, S2, and first to third diodes D1, D2. ,
D3, 以及输出电容 Co。 电路具体连接方式如图 4所示。 D3, and the output capacitor Co. The specific connection method of the circuit is shown in Figure 4.
电路的工作原理如下:  The circuit works as follows:
在输入正半周, 第二开关管 S2始终处于开通 (或高频开关) 状态, 第一开关管 S1处于高频开关状态, 当第一开关管 S1开通时, 电源通过第 一开关管 S1和第二开关管 S2对第一电感 L1A和第二电感 LIB进行充电储 能, 电流达到设定值时第一开关管 S1关断, 第一电感 L1A和第二电感 LIB 电压反向,与电源串联通过第一二极管 Dl,第三二极管 D3和第二开关管 S2 对输出电容 Co充电和对后级的负载传递能量。电感电流下降到设定值(或 开关周期结束)时,第一开关管 S1开通,对电感 L1A和 LIB再次充电储能, 如此周而复始。 在输入正半周, 第二二极管 D2不参与工作, 参见图 5A。 输入正半周也可以利用第二开关管 S2的体二极管来导通,此情形下第二开 关管 S2处于高频开关状态也是可行的。  During the positive half cycle, the second switch S2 is always in the open (or high frequency switch) state, the first switch S1 is in the high frequency switch state, and when the first switch S1 is turned on, the power is passed through the first switch S1 and the first switch The second switch S2 charges and stores the first inductor L1A and the second inductor LIB. When the current reaches the set value, the first switch S1 is turned off, and the first inductor L1A and the second inductor LIB are reversed, and the power is passed through the power supply. The first diode D1, the third diode D3 and the second switching transistor S2 charge the output capacitor Co and transfer energy to the load of the subsequent stage. When the inductor current drops to the set value (or the end of the switching period), the first switch S1 is turned on, and the inductors L1A and LIB are recharged and stored, so that they are repeated. At the positive half of the input, the second diode D2 does not participate in the operation, see Figure 5A. The positive half cycle of the input can also be turned on by the body diode of the second switch S2, in which case it is also feasible that the second switch S2 is in the high frequency switching state.
在输入负半周, 第一开关管 S1始终处于开通 (或高频开关) 状态, 第二开关管 S2处于高频开关状态, 当第二开关管 S2开通时, 电源通过第 二开关管 S2和第一开关管 S1对第二电感 LIB和第一电感 L1A进行充电储 能, 电流达到设定值时第二开关管 S2关断, 第二电感 LIB和第一电感 L1A 电压反向,与电源串联通过第二二极管 D2,第三二极管 D3和第一开关管 S 1 对输出电容 Co充电和对后级的负载传递能量。电感电流下降到设定值(或 开关周期结束)时,第二开关管 S2开通,对电感 LIB和 L1A再次充电储能, 如此周而复始。 在输入负半周, 第一二极管 D1不参与工作, 参见图 5B。 输入负半周也可以利用第一开关管 SI的体二极管来导通,此情形下第一开 关管 S1处于高频开关状态也是可行的。 During the input negative half cycle, the first switch S1 is always in the open (or high frequency switch) state, the second switch S2 is in the high frequency switch state, and when the second switch S2 is turned on, the power is passed through the second switch S2 and the A switching transistor S1 charges and stores the second inductor LIB and the first inductor L1A. When the current reaches a set value, the second switching transistor S2 is turned off, and the second inductor LIB and the first inductor L1A are reversed in voltage, and are connected in series with the power source. The second diode D2, the third diode D3 and the first switching transistor S 1 charge the output capacitor Co and transfer energy to the load of the subsequent stage. When the inductor current drops to the set value (or the end of the switching period), the second switch S2 is turned on, and the inductors LIB and L1A are charged again to store energy. So repeating this week. At the input negative half cycle, the first diode D1 does not participate in the operation, see Fig. 5B. The input negative half cycle can also be turned on by the body diode of the first switching transistor SI. In this case, it is also feasible that the first switching transistor S1 is in the high frequency switching state.
下面分析一下第三二极管 D3的作用, 参见图 6。假设 N线接大地, 输 出正对大地的寄生电容以 Cp表示, 输出地对大地的寄生电容以 Cn表示。 输入与输出之间的寄生电容等效以 C1表示, 参见图 7。  Let's analyze the role of the third diode D3, see Figure 6. Assuming that the N line is connected to the ground, the parasitic capacitance of the output to the earth is represented by Cp, and the parasitic capacitance of the output ground to the earth is represented by Cn. The parasitic capacitance equivalent between input and output is expressed as C1, see Figure 7.
图 8所示为没有第三二极管 D3的情况下 (参见图 1 ), 在 L1=L2 (或 者 L1A=L1B)时, 等效电容 C1上的电压波形情况。在输入正半周, 等效电 容 C1上数个开关周期内的充放电电压波形在^ ^和 之间周期性变  Figure 8 shows the voltage waveform on the equivalent capacitor C1 when L1=L2 (or L1A=L1B) without the third diode D3 (see Figure 1). During the positive half cycle of the input, the charge and discharge voltage waveforms of several switching cycles on the equivalent capacitor C1 periodically change between ^^ and
2 2  twenty two
化, 其中, Vin为输入的交流电压, Vo为 PFC电路的输出电压, 以输出地 为参考地。 Vin, where Vin is the input AC voltage and Vo is the output voltage of the PFC circuit, with reference to the output ground.
图 9所示本发明实施例中设有第三二极管 D3的情况下 (参见图 4), 在 L1A=L1B或者 L1=L2时,等效电容 C1上的电压波形情况。由于第三二极 管 D3的存在, 在输入正半周, 等效电容 C1上数个开关周期内的充放电的 电压波形维持在^ ^。 在输入负半周时, 等效电容 C1 上充放电幅值变  Fig. 9 shows a case where the third diode D3 is provided in the embodiment of the present invention (see Fig. 4), and the voltage waveform on the equivalent capacitance C1 is when L1A = L1B or L1 = L2. Due to the presence of the third diode D3, the voltage waveform of charge and discharge in a plurality of switching cycles on the equivalent capacitor C1 is maintained at ^^ during the positive half cycle of the input. When the negative half cycle is input, the charge and discharge amplitude of the equivalent capacitor C1 changes.
2  2
化情况与输入正半周一样。 The situation is the same as the input half a week.
对比图 8和图 9可以看到, 等效电容 C1在高频开关周期内两端的电 压波动大幅减小, 从而能够显著减小 EMI的共模噪声。  Comparing Fig. 8 and Fig. 9, it can be seen that the equivalent capacitor C1 greatly reduces the voltage fluctuation at both ends during the high frequency switching period, thereby significantly reducing the common mode noise of EMI.
参见图 10, 根据另一实施例, 图 4中的第三二极管 D3可以用功率开 关管 S3代替。通过控制功率开关管 S3开通与关断的时机, 功率开关管 S3 可以起到与图 4所示第三二极管 D3相同的作用。  Referring to Fig. 10, according to another embodiment, the third diode D3 of Fig. 4 can be replaced with a power switch tube S3. By controlling the timing at which the power switch S3 is turned on and off, the power switch S3 can function the same as the third diode D3 shown in FIG.
参见图 11, 根据又一实施例, 图 4中的第三二极管 D3可以替换为另 一种形式的选择性导通单元, 其包括第三二极管 D3 和并联在第三二极管 D3阴极和阳极之间的第三开关管 S3,输出电容 Co通过第三二极管 D3和第 三开关管 S3连接第一开关管 S1和第二开关管 S2。 增加第三开关管 S3的 原因在于- 以开关管 S3为 M0SFET为例, 参见图 16, 其中 SD3为开关管 S3的体 二极管, M0SFET的体二极管的恢复特性没有单独二极管的恢复特性好, 如 图 17a和图 17b所示, 所以此实施例借助二极管 D3比起单独采用开关管 S3可降低反向电流恢复特性差引起的损耗, 提高效率。 图 10和图 11所示电路的工作原理与图 4所示电路相似, 不同之处是 增加了对开关管 S3的控制。 在输入正半周, 第一开关管 S1开通时, 开关 管 S3关断; 第一开关管 S1关断时, 开关管 S3开通。在输入负半周, 第二 开关管 S2开通时, 开关管 S3关断; 第二开关管 S2关断时, 开关管 S3开 通。 Referring to FIG. 11, according to still another embodiment, the third diode D3 of FIG. 4 may be replaced with another form of selective conduction unit including a third diode D3 and a third diode connected in parallel. The third switching transistor S3 between the cathode and the anode of the D3, the output capacitor Co is connected to the first switching transistor S1 and the second switching transistor S2 through the third diode D3 and the third switching transistor S3. The reason for adding the third switch S3 is as follows: taking the switch S3 as the MOSFET as an example, see FIG. 16, wherein SD3 is the body diode of the switch S3, and the recovery characteristics of the body diode of the MOSFET are not as good as the recovery characteristics of the individual diodes, as shown in the figure. 17a and 17b, so this embodiment can reduce the loss caused by the difference in reverse current recovery characteristics by means of the diode D3 and the switching tube S3 alone, and improve the efficiency. The operation of the circuit shown in Figures 10 and 11 is similar to that of the circuit shown in Figure 4, except that the control of the switch S3 is increased. When the first switch S1 is turned on, the switch S3 is turned off when the first switch S1 is turned on; when the first switch S1 is turned off, the switch S3 is turned on. When the second switch S2 is turned on, the switch S3 is turned off when the second switch S2 is turned on; when the second switch S2 is turned off, the switch S3 is turned on.
参见图 12,根据另一实施例, 图 11中的第三开关管 S3可以进一步替 换为以对顶形式串联的第三开关管 S3和第四开关管 S4。图 12中第三开关 管 S3和第四开关管 S4与图 11中第三开关管 S3的控制一样。 采用两个开 关管对顶串联的优点在于- 以开关管 S3、 S4为 MOSFET为例, 参见图 18。 其中 SD3、 SD4分别为 开关管 S3、 S4的体二极管, 开关管 S3、 S4的导通时间为 t l, 这样二极管 D3在 t2时间时起作用,并且在 t2时间内由于体二极管 SD3和 SD4方向相 反, 电流没有通路,这样可以避免由于 MOSFET体二极管的反向电流恢复特 性差引起的损耗, 提高效率。另外, 并联二极管 D3的存在提供可靠的单向 导通支路,可防止由于开关管 S3、S4的体二极管对顶连接而带来不利影响。 图 18中, 开关管 S3、 S4的源极连接在一起, 作为替换形式, 开关管 S3、 S4的漏极连接在一起形成对顶也是可行的。  Referring to Fig. 12, according to another embodiment, the third switch S3 of Fig. 11 may be further replaced with a third switch S3 and a fourth switch S4 connected in series in a top form. The third switch S3 and the fourth switch S4 in Fig. 12 are the same as those of the third switch S3 in Fig. 11. The advantage of using two switching tubes in series with the top is that the switching tubes S3 and S4 are MOSFETs, see Figure 18. SD3 and SD4 are the body diodes of the switch tubes S3 and S4 respectively, and the on-time of the switch tubes S3 and S4 is t1, so that the diode D3 acts at the time t2, and the direction of the body diodes SD3 and SD4 is opposite in the t2 time. The current has no path, which avoids losses due to poor reverse current recovery characteristics of the MOSFET body diode and improves efficiency. In addition, the presence of the parallel diode D3 provides a reliable one-way conduction branch that prevents the body diodes of the switching transistors S3, S4 from adversely affecting the top connection. In Fig. 18, the sources of the switching transistors S3, S4 are connected together. Alternatively, it is also possible that the drains of the switching transistors S3, S4 are connected together to form a top.
参见图 13, 根据又一实施例, 图 4中的第一和第二二极管 Dl、 D2、 也可以替换成功率开关管 S l、 S3, 而连接输出电容 Co接输出地那一端的 选择性导通单元也可以是功率开关管 S5或二极管 (未图示)。  Referring to FIG. 13, according to still another embodiment, the first and second diodes D1, D2 in FIG. 4 may also be replaced with power switch tubes S1, S3, and the connection of the output capacitor Co to the output end is selected. The sexual conduction unit may also be a power switch tube S5 or a diode (not shown).
在一些实施例中, 第一电感和第二电感可以是两个独立电感。 图 14 表示了采用两个独立电感 L1和 L2的一种实施例, 每个电感分别相当于图 2所示电路中一个电感大小的一半。  In some embodiments, the first inductance and the second inductance can be two separate inductances. Figure 14 shows an embodiment using two independent inductors, L1 and L2, each of which is equivalent to half the size of one inductor in the circuit shown in Figure 2.
在优选的实施例中, 如图 4和图 10-13所示, 第一电感 L1A和第二电 感 LIB采用耦合电感的形式, 该耦合电感总体积相当于图 2所示电路中一 个电感的大小。 采用耦合电感, 可以减少电感数量, 减小体积, 提高电源 的功率密度, 提高电感的利用率。  In a preferred embodiment, as shown in FIG. 4 and FIG. 10-13, the first inductor L1A and the second inductor LIB are in the form of a coupled inductor, and the total volume of the coupled inductor is equivalent to the size of one inductor in the circuit shown in FIG. . With coupled inductors, the number of inductors can be reduced, the volume can be reduced, the power density of the power supply can be increased, and the utilization of the inductor can be improved.
图 15为一种实施例的交错控制的无桥功率因数校正电路, 该电路除 了共用输入电源和输出电容, 具有交错并联的 n个无桥功率因数校正变换 器主电路, n大于等于 2, 每一主电路的结构与图 4所示电路类似, 增加了 二极管 D3、 D23…… Dn3, 也可以采用类似于其他实施例的主电路。  15 is an interleaved, bridgeless power factor correction circuit of an embodiment having a n-bridged power factor correction converter main circuit in an interleaved parallel manner, in addition to a common input power supply and output capacitance, n is greater than or equal to 2, each The structure of a main circuit is similar to that of the circuit shown in Fig. 4, and diodes D3, D23 ... Dn3 are added, and a main circuit similar to the other embodiments can also be employed.
图 19说明了又一个实施例的无桥功率因数校正变换器, 与图 4和图 14所示电路不同在于仅使用了一个电感 Ll, 这种情形是电感 L1A与电感 LIB (图 4) 或电感 L1与电感 L2 (图 14) 的电感量取不同值的极限, 即电 感 LIB的电感量为 0, 电感 L1A的电感量为此前的电感 L1A与 LIB的电感 量之和 (或电感 L2的电感量为 0, 电感 L1的电感量为此前的电感 L1与 L2的电感量之和)。 反之亦然。 这种情况下二极管 D3的电压应力会变高, 不利于二极管的选型, 因此使用两个电感或一个耦合电感的组合且 L1A=L1B或 L1=L2是较优的。 除电感外, 图 19所示电路的其他变化形式可 以参照图 10-14。 Figure 19 illustrates a bridgeless power factor correction converter of yet another embodiment, with Figure 4 and Figure The circuit shown in Figure 14 differs in that only one inductor L1 is used. This is the limit of the inductance of inductor L1A and inductor LIB (Fig. 4) or inductor L1 and inductor L2 (Fig. 14), that is, the inductance of inductor LIB. The amount is 0, and the inductance of the inductor L1A is the sum of the inductances of the previous inductor L1A and LIB (or the inductance of the inductor L2 is 0, and the inductance of the inductor L1 is the sum of the inductances of the previous inductors L1 and L2). vice versa. In this case, the voltage stress of the diode D3 becomes high, which is disadvantageous for the selection of the diode, so that a combination of two inductors or one coupling inductor is used and L1A=L1B or L1=L2 is preferable. In addition to the inductance, other variations of the circuit shown in Figure 19 can be seen in Figures 10-14.
同样, 图 15所示无桥功率因数校正电路中各变换器主电路也可以只 使用一个电感。  Similarly, the main circuit of each converter in the bridgeless power factor correction circuit shown in Fig. 15 can also use only one inductor.
所有实施例中, 各开关管均可以是 M0SFET或 IGBT等功率开关管, 也 可以采用其他类型的开关管。  In all embodiments, each of the switch tubes may be a power switch tube such as a MOSFET or an IGBT, or other types of switch tubes may be used.
以上内容是结合具体的优选实施方式对本发明所作的进一歩详细说 明, 不能认定本发明的具体实施只局限于这些说明。 对于本发明所属技术 领域的普通技术人员来说, 在不脱离本发明构思的前提下, 还可以做出若 干简单推演或替换, 都应当视为属于本发明的保护范围。  The above is a detailed description of the present invention in connection with the specific preferred embodiments, and the specific embodiments of the present invention are not limited to the description. It is to be understood by those skilled in the art that the present invention can be delineated or substituted without departing from the spirit and scope of the invention.

Claims

权 利 要 求 书 Claim
1. 一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第二电 感、 第一开关管、 第二开关管、 第一二极管、 第二二极管以及输出电容, 所述输入电源的第一端通过所述第一电感连接所述第一二极管的阳极, 所 述输入电源的第二端通过所述第二电感连接所述第二二极管的阳极, 所述 第一二极管和所述第二二极管的阴极连接所述输出电容的一端, 所述输出 电容的另一端分别通过所述第一开关管和所述第二开关管连接所述第一 二极管和所述第二二极管的阳极, 其特征在于,还包括选择性导通单元, 所述输出电容的所述另一端通过选择性导通单元连接所述第一开关管和 所述第二开关管。 A bridgeless power factor correction converter comprising an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a first diode, a second diode, and an output capacitor The first end of the input power source is connected to the anode of the first diode through the first inductor, and the second end of the input power source is connected to the anode of the second diode through the second inductor. The first diode and the cathode of the second diode are connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first switch tube and the second switch tube respectively a diode and an anode of the second diode, further comprising a selective conducting unit, wherein the other end of the output capacitor is connected to the first switching tube through a selective conducting unit and The second switch tube.
2. 根据权利要求 1所述的无桥功率因数校正变换器, 其特征在于,所 述第一电感和所述第二电感为耦合电感或两个独立的电感。  2. The bridgeless power factor correction converter of claim 1, wherein the first inductance and the second inductance are coupled inductors or two independent inductors.
3. 根据权利要求 1或 2所述的无桥功率因数校正变换器, 其特征在 于,所述选择性导通单元为第三二极管或功率开关管, 所述第三二极管的 阳极连接所述输出电容的所述另一端。  The bridgeless power factor correction converter according to claim 1 or 2, wherein the selective conducting unit is a third diode or a power switching tube, and an anode of the third diode Connecting the other end of the output capacitor.
4. 根据权利要求 1或 2所述的无桥功率因数校正变换器, 其特征在 于, 所述选择性导通单元包括第三二极管和并联在所述第三二极管上的 第三开关管, 所述第三二极管的阳极连接所述输出电容的所述另一端。  The bridgeless power factor correction converter according to claim 1 or 2, wherein the selective conducting unit comprises a third diode and a third parallel connected to the third diode a switching transistor, an anode of the third diode is connected to the other end of the output capacitor.
5. 根据权利要求 4所述的无桥功率因数校正变换器,其特征在于, 所 述选择性导通单元还包括第四开关管, 所述第四开关管与所述第三开关管 对顶连接后并联在所述第三二极管上。  The bridgeless power factor correction converter according to claim 4, wherein the selective conducting unit further comprises a fourth switching tube, and the fourth switching tube is opposite to the third switching tube Connected in parallel to the third diode.
6. 一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第一开 关管、 第二开关管、 第一二极管、 第二二极管以及输出电容, 所述输入电 源的第一端通过所述第一电感连接所述第一二极管的阳极, 所述输入电源 的第二端连接所述第二二极管的阳极, 所述第一二极管和所述第二二极管 的阴极连接所述输出电容的一端, 所述输出电容的另一端分别通过所述第 一开关管和所述第二开关管连接所述第一二极管和所述第二二极管的阳 极, 其特征在于,还包括选择性导通单元, 所述输出电容的所述另一端通 过选择性导通单元连接所述第一开关管和所述第二开关管。  6. A bridgeless power factor correction converter comprising an input power source, a first inductor, a first switch transistor, a second switch transistor, a first diode, a second diode, and an output capacitor, the input power source The first end is connected to the anode of the first diode through the first inductor, the second end of the input power source is connected to the anode of the second diode, the first diode and the first a cathode of the diode is connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first diode and the second diode through the first switch tube and the second switch tube respectively The anode of the pole tube is characterized in that it further comprises a selective conducting unit, and the other end of the output capacitor is connected to the first switching tube and the second switching tube through a selective conducting unit.
7. 一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第二电 感、 第一开关管、 第二开关管、 第三开关管、 第四开关管以及输出电容, 所述输入电源的第一端通过所述第一电感连接所述第一开关管的一端, 所 述输入电源的第二端通过所述第二电感连接所述第三开关管的一端, 所述 第一开关管和所述第三开关管的另一端连接所述输出电容的一端, 所述输 出电容的另一端分别通过所述第二开关管和所述第四开关管连接所述第 一开关管的所述一端和所述第三开关管的所述一端, 其特征在于,还包括 选择性导通单元, 所述输出电容的所述另一端通过选择性导通单元连接所 述二开关管和所述第四开关管。 7. A bridgeless power factor correction converter comprising an input power source, a first inductor, a second inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, The first end of the input power source is connected to one end of the first switch tube through the first inductor, and the second end of the input power source is connected to one end of the third switch tube through the second inductor, The other end of the first switch tube and the third switch tube are connected to one end of the output capacitor, and the other end of the output capacitor is connected to the first switch through the second switch tube and the fourth switch tube respectively The one end of the tube and the one end of the third switch tube are characterized by further comprising a selective conducting unit, wherein the other end of the output capacitor is connected to the two switch tubes through a selective conducting unit And the fourth switch tube.
8. 根据权利要求 7所述的无桥功率因数校正变换器, 其特征在于,所 述选择性导通单元为第三二极管或功率开关管, 所述第三二极管的阳极连 接所述输出电容的所述另一端。  8. The bridgeless power factor correction converter according to claim 7, wherein the selective conduction unit is a third diode or a power switch tube, and the anode connection of the third diode Said other end of the output capacitor.
9. 一种无桥功率因数校正变换器,包括输入电源、 第一电感、 第一开 关管、 第二开关管、 第三开关管、 第四开关管以及输出电容, 所述输入电 源的第一端通过所述第一电感连接所述第一开关管的一端, 所述输入电源 的第二端连接所述第三开关管的一端, 所述第一开关管和所述第三开关管 的另一端连接所述输出电容的一端, 所述输出电容的另一端分别通过所述 第二开关管和所述第四开关管连接所述第一开关管的所述一端和所述第 三开关管的所述一端, 其特征在于,还包括选择性导通单元, 所述输出电 容的所述另一端通过选择性导通单元连接所述二开关管和所述第四开关 管。  A bridgeless power factor correction converter comprising an input power source, a first inductor, a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and an output capacitor, the first input power source Connecting the first switch to one end of the first switch tube, the second end of the input power source is connected to one end of the third switch tube, and the first switch tube and the third switch tube are One end of the output switch is connected to one end of the output switch, and the other end of the output switch is connected to the one end of the first switch tube and the third switch tube through the second switch tube and the fourth switch tube respectively The one end is further characterized by a selective conducting unit, and the other end of the output capacitor is connected to the two switching tubes and the fourth switching tube through a selective conducting unit.
10. 一种无桥功率因数校正电路,包括交错并联的多个根据权利要求 1-9任一项所述的无桥功率因数校正变换器, 所述多个无桥功率因数校正 变换器共用所述输入电源和所述输出电容。  10. A bridgeless power factor correction circuit comprising a plurality of bridgeless power factor correction converters according to any of claims 1-9, interleaved in parallel, said plurality of bridgeless power factor correction converters The input power source and the output capacitor.
PCT/CN2011/083097 2011-11-29 2011-11-29 Bridgeless power factor correction converter WO2013078602A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201180003734XA CN102742132A (en) 2011-11-29 2011-11-29 Bridgeless power-factor correction converter
PCT/CN2011/083097 WO2013078602A1 (en) 2011-11-29 2011-11-29 Bridgeless power factor correction converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2011/083097 WO2013078602A1 (en) 2011-11-29 2011-11-29 Bridgeless power factor correction converter

Publications (1)

Publication Number Publication Date
WO2013078602A1 true WO2013078602A1 (en) 2013-06-06

Family

ID=46995181

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2011/083097 WO2013078602A1 (en) 2011-11-29 2011-11-29 Bridgeless power factor correction converter

Country Status (2)

Country Link
CN (1) CN102742132A (en)
WO (1) WO2013078602A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6045664B1 (en) * 2015-08-20 2016-12-14 三菱電機株式会社 Power converter
CN106487249A (en) * 2016-10-19 2017-03-08 南京航空航天大学 A kind of high-gain non-bridge PFC changer for low-voltage, high-current occasion
CN112072907A (en) * 2020-08-05 2020-12-11 吉林大学 Bridgeless PFC circuit of currentless sensor

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103066865B (en) * 2013-02-04 2016-02-24 电子科技大学 Three-phase Bridgeless power factor correction A.C.-D.C. converter
CN105226932A (en) * 2015-10-21 2016-01-06 上海大学 High efficiency circuit of power factor correction topological structure and control method thereof
CN105490551B (en) * 2015-12-28 2018-07-03 华为技术有限公司 A kind of circuit of uninterruptible power supply
CN106208669A (en) * 2016-09-07 2016-12-07 深圳市核达中远通电源技术有限公司 A kind of power supply topologies
CN111181377B (en) * 2020-01-07 2021-04-30 茂硕电源科技股份有限公司 Power factor correction circuit
CN114204796B (en) * 2021-12-14 2023-09-26 杭州优特电源有限公司 Bridgeless power factor correction circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1564447A (en) * 2004-04-13 2005-01-12 浙江大学 Composite active clamped 3-phase A.C-D.C power factor correction transformer
CN1797912A (en) * 2004-12-14 2006-07-05 国际整流器公司 Emi noise-reduction circuit and method for no-bridge power factor correction circuit
CN102097968A (en) * 2009-11-26 2011-06-15 富士电机控股株式会社 Rectifier circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102882386B (en) * 2011-07-12 2015-09-30 南京博兰得电子科技有限公司 A kind of AC/DC converting means and control method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1564447A (en) * 2004-04-13 2005-01-12 浙江大学 Composite active clamped 3-phase A.C-D.C power factor correction transformer
CN1797912A (en) * 2004-12-14 2006-07-05 国际整流器公司 Emi noise-reduction circuit and method for no-bridge power factor correction circuit
CN102097968A (en) * 2009-11-26 2011-06-15 富士电机控股株式会社 Rectifier circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6045664B1 (en) * 2015-08-20 2016-12-14 三菱電機株式会社 Power converter
CN106487249A (en) * 2016-10-19 2017-03-08 南京航空航天大学 A kind of high-gain non-bridge PFC changer for low-voltage, high-current occasion
CN112072907A (en) * 2020-08-05 2020-12-11 吉林大学 Bridgeless PFC circuit of currentless sensor

Also Published As

Publication number Publication date
CN102742132A (en) 2012-10-17

Similar Documents

Publication Publication Date Title
WO2013078602A1 (en) Bridgeless power factor correction converter
US20100046264A1 (en) Generalized ac-dc synchronous rectification techniques for single- and multi-phase systems
CN110932557A (en) High-gain quasi-resonant DC-DC converter based on voltage doubling rectifying circuit
US20100046259A1 (en) Single-phase self-driven full-bridge synchrounous rectification
WO2011131012A1 (en) Power factor correction converter and power supply and control method thereof
CN101136584B (en) Switch loss reduced single-stage power factor correcting circuit
US11223279B2 (en) Resonant switched transformer converter
WO2008020629A1 (en) Insulation boost type push-pull soft-switching dc/dc converter
CN100438286C (en) Dual-tube dual-forward-excitation boosting type single-stage power factor correction circuit
WO2012113248A1 (en) Combined switch and synchronous rectification circuit
CN114301300A (en) Wide-range bidirectional resonant soft-switching direct-current converter and control method thereof
TW201541838A (en) Flyback active clamping power converter
CN102136792A (en) Boost double-voltage power factor correction circuit utilizing reverse blocking IGBT
CN103269164A (en) Primary side constant current controlled quasi single-stage high power factor circuit and device
CN102611294A (en) Single-stage PFC (Power Factor Correction) circuit with integrated Cuk circuit and Flyback circuit
TW556401B (en) Converter using synchronous rectification circuit and associated with LC snubber apparatus
CN112398330B (en) Bridgeless PFC converter and control method thereof
KR20210054181A (en) Improvement of Switching Loss in DC-DC Quadratic Boost Converter
TWI670923B (en) Three-phase multi-level series-series resonant converter
Tseng et al. Design of high step-up conversion circuit for fuel cell power supply system
TWI501527B (en) High voltage ratio interleaved converter with soft-switching using single auxiliary switch
US20220103089A1 (en) Switching power supply circuit
CN110012574A (en) A kind of mixing control LED drive circuit of the single-stage without bridge Sepic and LLC
Panda et al. A novel technique to reduce the switching losses in a synchronous buck converter
CN115580132A (en) Totem-pole PFC circuit, control method thereof and power supply device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201180003734.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11876823

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC

122 Ep: pct application non-entry in european phase

Ref document number: 11876823

Country of ref document: EP

Kind code of ref document: A1