WO2013063198A1 - Procédé et appareil d'annulation de réflexion - Google Patents

Procédé et appareil d'annulation de réflexion Download PDF

Info

Publication number
WO2013063198A1
WO2013063198A1 PCT/US2012/061803 US2012061803W WO2013063198A1 WO 2013063198 A1 WO2013063198 A1 WO 2013063198A1 US 2012061803 W US2012061803 W US 2012061803W WO 2013063198 A1 WO2013063198 A1 WO 2013063198A1
Authority
WO
WIPO (PCT)
Prior art keywords
coupled
reflection
predriver
transmission terminal
delay
Prior art date
Application number
PCT/US2012/061803
Other languages
English (en)
Inventor
Rajarshi Mukhopadhyay
Scott G. SORENSON
Marko CORSI
Paul M. EMERSON
Original Assignee
Texas Instruments Incorporated
Texas Instruments Japan Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Incorporated, Texas Instruments Japan Limited filed Critical Texas Instruments Incorporated
Priority to JP2014538979A priority Critical patent/JP6073908B2/ja
Priority to CN201280052582.7A priority patent/CN103907153B/zh
Publication of WO2013063198A1 publication Critical patent/WO2013063198A1/fr

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/022—H-Bridge head driver circuit, the "H" configuration allowing to inverse the current direction in the head
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B2005/0002—Special dispositions or recording techniques
    • G11B2005/0005—Arrangements, methods or circuits
    • G11B2005/001—Controlling recording characteristics of record carriers or transducing characteristics of transducers by means not being part of their structure

Definitions

  • This relates generally to impedance matching and, more particularly, to reflection cancellation.
  • FIG. 1 an example of a conventional writing system 100 for a hard disc drive (HDD) can be seen.
  • a write driver 102 (having an impedance Z 0 ) is coupled to a magnetic head 108 over interconnects 104 and 106.
  • the write driver 102 generates a current pulse that is shaped to cause at the magnetic head 108 to "write" data (i.e., bit) to an HDD platter.
  • a problem with this arrangement is that impedance matching between the write driver 102 and interconnects 104 and 106 can be difficult, and, as a result of having an impedance mismatch, a reflection current can distort the current signal generated by the write driver 102 (as shown in FIG. 2). Therefore, there is a need for a write driver that compensates for current reflections.
  • a example embodiment of the invention accordingly, provides an apparatus.
  • the apparatus comprises a transmission terminal; a transmitter that is coupled to the transmission terminal; and a compensator having: a reflection cancellation driver that is coupled to the transmission terminal, wherein the reflection cancellation driver injects a current at a delay; a reflection sensor that is coupled to the transmission terminal; a predriver that is coupled to the reflection cancellation driver and the reflection sensor, wherein, in a calibration mode, the reflection cancellation predriver iteratively adjusts the delay to determine a compensation delay, wherein the current provided at the compensation delay substantially compensates for a reflection current received by the transmission terminal.
  • the transmitter further comprises: the predriver; and a transmission driver that is coupled between the predriver and the transmission terminal.
  • the reflection cancellation circuit further comprises: a first adjustable current source that is coupled to the transmission terminal; and a second adjustable current source that is coupled the transmission terminal, wherein the first and second adjustable current sources are controlled by the predriver.
  • the transmission terminal further comprises a first
  • the transmission driver further comprises a first transmission driver that is coupled to the first transmission terminal and a second transmission driver that is coupled to the second transmission terminal
  • the reflection cancellation circuit further comprises a first reflection cancellation circuit that is coupled to the first transmission terminal and a second reflection cancellation circuit that is coupled to the second transmission terminal
  • the reflection sensor further comprises: a differential amplifier that is coupled across the first and second transmission terminals; and an analog-to-digital converter (ADC) that is coupled between the differential amplifier and the predriver.
  • ADC analog-to-digital converter
  • the reflection sensor further comprises a sampling circuit that is coupled to between differential amplifier and the ADC.
  • the reflection sensor further comprises logic that is coupled between the predriver and the sampling circuit.
  • the logic further comprises: a delay circuit that is coupled to the predriver; and a logic gate that is coupled to the delay circuit, the reflection cancellation predriver and the sampling circuit.
  • the sampling circuit further comprises: a switch that is coupled between the differential amplifier and the ADC; and a capacitor that is coupled to the switch and the ADC.
  • the sampling circuit further comprises: a third adjustable current source; and a capacitor that is coupled to the fifth adjustable current source.
  • the measuring circuit further comprises a comparator that is coupled between the differential amplifier and the fifth adjustable current source.
  • a method comprises setting a delay to a predetermined minimum; transmitting an input pulse across a transmission line; applying a compensation current after the delay; digitizing a reflection from the transmission line to generate a measurement; determining from the measurement whether the compensation current substantially compensates for the reflection; and if the compensation current does not substantially compensates for the reflection, then adjusting the delay and repeating the steps of setting, transmitting, applying, sampling, and determining until the compensation current substantially compensates for the reflection.
  • the method further comprises setting a timing circuit to the delay that substantially compensates for the reflection current received by the transmission terminal.
  • the transmission line further comprises a first transmission line and a second transmission line.
  • the step of digitizing further comprises: amplifying the voltage difference between the first and second transmission lines; and sampling the amplified voltage difference at a sampling instant.
  • the step of sampling further comprises sampling at a plurality of sampling instants.
  • an apparatus comprising a magnetic head; an interconnect that is coupled to the magnetic head; a write driver having: a predriver; a first transmission terminal that is coupled to the interconnect and to the predriver; a second transmission terminal that is coupled to the interconnect and to the predriver; a first adjustable current source that is coupled to the first transmission terminal; a second adjustable current source that is coupled the first transmission terminal; a third adjustable current source that is coupled to the second transmission terminal; a fourth adjustable current source that is coupled the second transmission terminal, wherein the first, second, third, and fourth adjustable current sources are controlled by the predriver; a reflection cancellation driver that is coupled to the transmission terminal, wherein the reflection cancellation driver injects a current at a delay; and a reflection sensor that is coupled to the transmission terminal, wherein, in a calibration mode, the predriver iteratively adjusts the delay to determine a compensation delay, wherein the current provided at the compensation delay substantially compensates for a reflection current received by the first and second
  • FIG. 1 is a diagram of an example of a conventional system
  • FIG. 2 is a diagram depicting a interference from a reflection current with the system of FIG. 1;
  • FIG. 3 is a diagram of an example of a write driver In an embodiment
  • FIG. 4 is a diagram of a half-circuit transmission driver of FIG. 3;
  • FIGS. 5-7 are diagrams of examples of the compensator of FIG. 3.
  • FIG. 8 is a diagram comparing the system of FIG. 1 employing the conventional write driver and the write driver of FIG. 3.
  • FIG. 3 illustrated an example embodiment of a write driver 200.
  • the write driver 200 generally comprises a transmitter 201 and a compensator 203.
  • the transmitter 201 generates a shaped current (which indicates write) through the use of predriver 202 (which functions as the transmission predriver) and half-circuit transmission drivers 204-1 and 204-2.
  • predriver 202 which functions as the transmission predriver
  • Each of these transmission drivers 204-1 and 204-2 forms one-half of an H-bridge and can be represented as an impedance control 302 and adjustable current sources 304-1 and 304-2 (as shown in FIG. 4, where the transmission drivers 204-1 and 204-2 are labeled 204).
  • the compensator 203 is able to measure and compensate for reflections (which are primarily, but not necessarily, in interconnects 104 and 106); this is generally accomplished through the reuse of predriver 202 as a reflection cancellation predriver.
  • the compensator 203 is also generally comprised of half- circuit reflection cancellation drivers 206-1 and 206-2, and a reflection sensor 208. Similar to transmission drivers 204-1 and 204-2, the reflection cancellation drivers 206-1 and 206-2 generally form an H-bridge, which can be represented by adjustable current sources 401-1 to 401-4 as shown in FIGS. 5-7. Impedance control for these adjustable current sources 401-1 to 401-4 can then be provided by the predriver 202.
  • the write driver 200 has two modes: calibration and operational.
  • the predriver 202 is able to determine a calibration delay.
  • the predriver 202 will set a delay for transmitting a cancellation current to a predetermined minimum (i.e., lOps).
  • a write signal will then be transmitted followed by a cancellation current (which can also be a shaped current pulse) after the delay has lapsed.
  • the reflection sensor 208 measures and digitizes the reflection so that the predriver 202 can determine whether the delay is sufficient to operate as a compensation delay (i.e., compensating for the reflection current). If not, the delay is iteratively increased (i.e., increase lOps with each iteration) until the compensation delay is determined.
  • the write driver 200 can operate in the operational mode, where the predriver 202 and transmission drivers 204-1 and 204-2 generate the current shaped write signal.
  • the compensation delay and correction current can be included by adjusting of the pulse width modulation (PWM) signals used to control the transmission drivers 204-1 and 204-2.
  • PWM pulse width modulation
  • reflection sensor 208-A generally comprises a differential amplifier 402, a sampling circuit (which is generally a sample-and-hold circuit that includes switch S and capacitor CI), an analog-to-digital converter (ADC) 404-A, and logic (which generally includes delay circuit 406 and AND gate 408).
  • the ADC 404-A can, for example, be a successive approximation register (SAR) ADC that is included within predriver 202.
  • the logic i.e., delay circuit 406 and AND gate 408 generate a sample signal that allows for multiple measurements or sampling instants (i.e., separated by lOps).
  • the differential amplifier 402 provides a current amplitude
  • the ADC 404-A (which can be a slow SAR ADC) digitizes this output.
  • ADC 208-B is generally the read channel ADC (which can be part of the read channel) or predriver ADC (which can be part of the predriver 202), which can digitize the current amplitude from differential amplifier 402.
  • a comparator 410 compares the current amplitude from differential amplifier 402 with a reference voltage REF (which is generally controlled by the predriver 202). The output of comparator 410 is used to control adjustable current source 412 (which together with capacitor C2 form a sampling circuit). ADC 404-C can then digitize this sampled signal for predriver 202.
  • FIG. 8 a comparison of the performances of the drivers 100 and 200 can be seen. As a result of using this compensator 203, the performance of the write driver 200 is improved over write driver 100. Moreover, the write driver 200 is able to dynamically adapt to it environment and can compensate for changes over time.

Landscapes

  • Digital Magnetic Recording (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Recording Or Reproducing By Magnetic Means (AREA)
  • Amplifiers (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

L'invention concerne un procédé d'étalonnage d'un compensateur (203) de réflexion. Un retard est initialement réglé à un minimum prédéterminé et une impulsion d'entrée est émise à partir d'un émetteur (210) à travers une ligne d'émission. Un courant de compensation est ensuite appliqué après le retard. La réflexion issue de la ligne d'émission est numérisée pour générer une mesure et une détermination est effectuée selon laquelle le courant de compensation compense sensiblement la réflexion ou non. Si le courant de compensation ne compense pas sensiblement la réflexion, alors le retard est réglé, et ce processus est répété jusqu'à ce que le courant de compensation compense sensiblement la réflexion.
PCT/US2012/061803 2011-10-25 2012-10-25 Procédé et appareil d'annulation de réflexion WO2013063198A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2014538979A JP6073908B2 (ja) 2011-10-25 2012-10-25 反射相殺のための装置
CN201280052582.7A CN103907153B (zh) 2011-10-25 2012-10-25 用于反射消除的方法和装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/281,278 US8643973B2 (en) 2011-10-25 2011-10-25 Method and apparatus for reflection cancellation
US13/281,278 2011-10-25

Publications (1)

Publication Number Publication Date
WO2013063198A1 true WO2013063198A1 (fr) 2013-05-02

Family

ID=48135782

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2012/061803 WO2013063198A1 (fr) 2011-10-25 2012-10-25 Procédé et appareil d'annulation de réflexion

Country Status (4)

Country Link
US (1) US8643973B2 (fr)
JP (1) JP6073908B2 (fr)
CN (1) CN103907153B (fr)
WO (1) WO2013063198A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10528515B2 (en) * 2017-06-27 2020-01-07 Intel Corporation Memory channel driver with echo cancellation

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040032682A1 (en) * 2002-08-15 2004-02-19 Agere Systems, Inc. Disk drive writer with active reflection cancellation
US20050078963A1 (en) * 2003-10-10 2005-04-14 Thomas Lenosky Cancellation of optical signal reflections in bi-directional optical fibers
US20060158225A1 (en) * 2003-12-17 2006-07-20 Stojanovic Vladimir M High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation
US7941105B1 (en) * 2006-11-16 2011-05-10 Rf Micro Devices, Inc. Reflection cancellation circuit for a radio frequency power amplifier

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534812A (en) * 1995-04-21 1996-07-09 International Business Machines Corporation Communication between chips having different voltage levels
US5838193A (en) * 1996-11-26 1998-11-17 Motorola, Inc. Time-delay compensating wideband class-s modulator and method therefor
US6121800A (en) * 1998-07-07 2000-09-19 Lucent Technologies, Inc. Impedance matched, voltage-mode H-bridge write drivers
US6294942B2 (en) * 1999-03-09 2001-09-25 International Business Machines Corporation Method and apparatus for providing self-terminating signal lines
US6256161B1 (en) * 1999-05-20 2001-07-03 Agere Systems Guardian Corp. Echo cancellation for disk drive read circuit
US6879455B2 (en) * 2001-10-19 2005-04-12 Texas Instruments Incorporated Method to increase head voltage swing and to reduce the rise time of write driver
US7005903B2 (en) * 2003-12-02 2006-02-28 Intel Corporation Output buffer with adjustment of signal transitions
US7292074B2 (en) * 2004-01-08 2007-11-06 Texas Instruments Incorporated Write driver with continuous impedance match and improved common mode symmetry
JP4364688B2 (ja) * 2004-03-19 2009-11-18 株式会社日立製作所 信号伝送回路
US7375909B2 (en) * 2004-04-14 2008-05-20 Stmicroelectronics, Inc. Write driver with power optimization and interconnect impedance matching
JP2006164312A (ja) * 2004-12-02 2006-06-22 Hitachi Ltd 半導体装置およびそれを用いた磁気記録再生装置
US7863946B2 (en) * 2005-12-01 2011-01-04 Ricoh Company, Ltd. Electric signal outputting apparatus with a switching part, an impedance matching part, and an auxiliary switching part
US7619843B2 (en) * 2006-11-14 2009-11-17 Hitachi Global Storage Technologies Netherlands, B.V. Write through drivers for disk drive systems
US8108710B2 (en) * 2008-01-08 2012-01-31 Mayo Foundation For Medical Education And Research Differential communication link with skew compensation circuit
US7635998B1 (en) * 2008-07-10 2009-12-22 Freescale Semiconductor, Inc. Pre-driver for bridge circuit
US7786754B2 (en) * 2008-09-09 2010-08-31 Hitachi Global Storage Technologies Netherlands B.V. High speed digital signaling apparatus and method using reflected signals to increase total delivered current
US8189281B2 (en) * 2009-12-18 2012-05-29 Hitachi Global Storage Technologies Netherlands B.V. Magnetic recording disk drive with write driver to write head transmission line having non-uniform sections for optimal write current pulse overshoot

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040032682A1 (en) * 2002-08-15 2004-02-19 Agere Systems, Inc. Disk drive writer with active reflection cancellation
US20050078963A1 (en) * 2003-10-10 2005-04-14 Thomas Lenosky Cancellation of optical signal reflections in bi-directional optical fibers
US20060158225A1 (en) * 2003-12-17 2006-07-20 Stojanovic Vladimir M High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation
US7941105B1 (en) * 2006-11-16 2011-05-10 Rf Micro Devices, Inc. Reflection cancellation circuit for a radio frequency power amplifier

Also Published As

Publication number Publication date
JP6073908B2 (ja) 2017-02-01
US8643973B2 (en) 2014-02-04
US20130100551A1 (en) 2013-04-25
CN103907153B (zh) 2018-05-04
JP2014531105A (ja) 2014-11-20
CN103907153A (zh) 2014-07-02

Similar Documents

Publication Publication Date Title
US11664907B2 (en) Periodic calibration for communication channels by drift tracking
JP5980922B2 (ja) タッチ感知方法及び装置
US20210344528A1 (en) Sampler reference level, dc offset, and afe gain adaptation for pam-n receiver
US7822111B2 (en) Receiving apparatus and method thereof
JP2017523640A (ja) 低電力および高性能レシーバに関するオフセット較正
US6642868B1 (en) Apparatus and method for the correction of DC offset in data bus structures at the receiver
US7193467B2 (en) Differential amplifiers and methods of using same
US20010009483A1 (en) Signal processing circuit and information recording/reproducing apparatus using the same, and method for optimizing coefficients of equalizer circuit
KR20110021701A (ko) 데이터 검출기 피드백 루프에서 레이턴시를 완화하는 시스템들 및 방법들
US20050024083A1 (en) Electronic device with serial ATA interface and signal amplitude automatic adjustment method
EP3763046A1 (fr) Procédé de détection de signaux de blocage dans des convertisseurs analogique-numérique entrelacés
US6541952B2 (en) On-line cancellation of sampling mismatch in interleaved sample-and-hold circuits
KR20150050428A (ko) 수신기 및 이를 포함하는 디스플레이
US9559711B2 (en) A/D converter including multiple sub-A/D converters
JP2014143683A (ja) ナイキスト周波数における分散通信チャネルのチャネル損失を決定するためのシステム及び方法
US7605736B2 (en) A/D converter and duty control method of sampling clock
US10812094B2 (en) Calibration method applied to digital-to-analog converter and associated circuit
WO2013063198A1 (fr) Procédé et appareil d'annulation de réflexion
CN111030690A (zh) 一种零中频波形发生系统的直流偏置校准装置及方法
US9887733B2 (en) Calibration for echo cancellation in a full duplex communication system
EP1580947A2 (fr) Récepteur à annulation de déséquilibres de ligne
CN112865764A (zh) 两步高速自动调零和自校准比较器
CN111211785B (zh) 应用在数字模拟转换器的校正方法及相关的电路
CN108011636B (zh) 一种用于时间交织adc的直流耦合通道校准电路
WO2015167816A1 (fr) Circuits d'échantillonnage et de correction d'erreur résiduelle dans des étalonnages de convertisseur numérique-analogique (cna) inl

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12842973

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2014538979

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12842973

Country of ref document: EP

Kind code of ref document: A1