WO2013049115A1 - Epitaxial liftoff for releasing multiple semiconductor device layers - Google Patents

Epitaxial liftoff for releasing multiple semiconductor device layers Download PDF

Info

Publication number
WO2013049115A1
WO2013049115A1 PCT/US2012/057206 US2012057206W WO2013049115A1 WO 2013049115 A1 WO2013049115 A1 WO 2013049115A1 US 2012057206 W US2012057206 W US 2012057206W WO 2013049115 A1 WO2013049115 A1 WO 2013049115A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
semiconductor device
semiconductor
sacrificial material
layers
Prior art date
Application number
PCT/US2012/057206
Other languages
French (fr)
Inventor
Cheng-Wei Cheng
Ning Li
Kuen-Ting Shiu
Original Assignee
International Business Machines Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation filed Critical International Business Machines Corporation
Priority to DE112012003514.3T priority Critical patent/DE112012003514B4/en
Priority to CN201280046776.6A priority patent/CN104025282B/en
Priority to GB1406328.3A priority patent/GB2509854B/en
Publication of WO2013049115A1 publication Critical patent/WO2013049115A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • H01L21/7813—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate leaving a reusable substrate, e.g. epitaxial lift off
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02428—Structure
    • H01L21/0243—Surface structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H01L21/02507—Alternating layers, e.g. superlattice

Definitions

  • the present disclosure relates to semiconductor device manufacturing, and more particularly to a method of removing multiple, i.e., two or more, semiconductor device layers from an underlying base substrate.
  • One way to form a thin film device is to release a semiconductor device layer from a base substrate utilizing an epitaxial lift off (ELO) process.
  • ELO epitaxial lift off
  • III-V compound semiconductor materials an AlAs layer is inserted between an III-V compound semiconductor material and an overlying semiconductor device layer. The resultant structure is then subjected to etching in HF. After the etch, the semiconductor device layer is released from the III-V compound semiconductor material.
  • the present disclosure provides a method of removing a plurality of semiconductor device layers from an underlying base substrate.
  • a multilayered stack is formed on a base substrate.
  • the multilayered stack includes alternating layers of sacrificial material layers and semiconductor material layers.
  • Each successive sacrificial material layer that is formed is thicker than the previously formed sacrificial material layer.
  • the thickness of each sacrificial material layer increases upwards from the sacrificial material layer that is formed nearest to the base substrate. Because of the difference in thicknesses of the sacrificial material layers, each sacrificial material layer etches at different rates, with thicker sacrificial material layers etching faster than thinner sacrificial material layers.
  • An etch is then performed that first removes the thickest sacrificial material layer of the multilayered stack.
  • the uppermost semiconductor device layer within the multilayered stack is accordingly first released.
  • the other sacrificial material layers are removed sequentially, in the order of decreasing thickness, and the other semiconductor device layers are removed sequentially from top to bottom.
  • the method of the present disclosure has increased throughput, since multiple semiconductor device layers are released from a single base substrate, as compared with a conventional ELO process in which a single semiconductor device layer is removed from a single base substrate.
  • the method includes forming a multilayered stack on a base substrate.
  • the multilayered stack includes, from bottom to top, a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness.
  • the first and second sacrificial material layers are selectively removed by etching.
  • the second sacrificial material layer etches at a faster rate than the first sacrificial material layer, thereby sequentially releasing the second semiconductor device layer followed by the first semiconductor device layer.
  • each released semiconductor device layer can be transferred to a substrate whose thermal coefficient of expansion is substantially the same as the released semiconductor device layer.
  • the method includes forming a multilayered stack on a base substrate.
  • the multilayered stack comprises a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the
  • each sacrificial material layer is selectively removed by etching, wherein each upper sacrificial material layer within the multilayered stack etches at a faster rate than each lower sacrificial material layer, thereby sequentially releasing each semiconductor device layer starting from an upper most semiconductor device layer to a bottom most semiconductor device layer.
  • each released semiconductor device layer can be transferred to a substrate whose thermal coefficient of expansion is substantially the same as the released semiconductor device layer.
  • a semiconductor structure in yet another aspect of the present disclosure, includes a base substrate, and a multilayered stack located on the base substrate.
  • the multilayered stack includes, from bottom to top, a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness.
  • a semiconductor structure in yet a further aspect of the present disclosure, includes a multilayered stack located on a base substrate.
  • the multilayered stack includes a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the multilayered stack is sandwiched between a lower sacrificial material having a first thickness and an upper sacrificial material layer having a second thickness, wherein said first thickness is less than the second thickness.
  • FIG. 1 is a pictorial representation (through a cross sectional view) depicting an initial structure including a base substrate that can be employed in accordance with one embodiment of the present disclosure.
  • FIG. 2 is a pictorial representation (through a cross sectional view) depicting the initial structure of FIG. 1 after providing a multilayered structure that includes alternating layers of sacrificial material layers and semiconductor device layers, wherein the thickness of each sacrificial material layer increases from the bottom of the multilayered structure to the top of the multilayered structure.
  • FIG. 3 is a pictorial representation (through a cross sectional view) depicting the structure of FIG. 2 during an initial stage of an etching process in accordance with the present disclosure.
  • FIG. 4 is a pictorial representation (through a cross sectional view) depicting the structure of FIG. 3 during another stage of the etching process in accordance with the present disclosure.
  • FIG. 5 is a pictorial representation (through a cross sectional view) depicting the transferring of a removed semiconductor device layer from the structure shown in FIG. 4 to a substrate whose thermal expansion coefficient is substantially the same as the removed semiconductor device layer.
  • FIG. 6 is a pictorial representation (through a cross sectional view) depicting a portion of the structure of FIG. 4 during yet another stage of the etching process in accordance with the present disclosure.
  • FIG. 7 is a pictorial representation (through a cross sectional view) depicting the transferring of another removed semiconductor device layer from the structure shown in FIG. 6 to another substrate whose thermal expansion coefficient is substantially the same as the another removed semiconductor device layer.
  • FIG. 8 is a pictorial representation (through a cross sectional view) depicting a portion of the structure of FIG. 6 during yet another stage of the etching process in accordance with the present disclosure.
  • FIG. 9 is a pictorial representation (through a cross sectional view) depicting the transferring of yet another removed semiconductor device layer from the structure shown in FIG. 8 to yet another substrate whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer.
  • FIG. 10 is a pictorial representation (through a cross sectional view) depicting another structure that can be employed in the present disclosure including protection layers encasing each of the various semiconductor device layers within a multilayered structure.
  • intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “beneath” or “under” another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being “directly beneath” or “directly under” another element, there are no intervening elements present.
  • the present disclosure provides a method that improves the throughput of a conventional liftoff process.
  • the method includes forming a multilayered stack on a base substrate.
  • the multilayered stack includes, from bottom to top, at least a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness.
  • the first and second sacrificial material layers are selectively removed by etching.
  • the second sacrificial material layer etches at a faster rate than the first sacrificial material layer, thereby sequentially releasing the second semiconductor device layer followed by the first semiconductor device layer.
  • the base substrate 10 that can be employed in accordance with one embodiment of the present disclosure.
  • the base substrate 10 that can be employed comprises an III-V compound semiconductor material.
  • III-V compound semiconductor denotes a semiconductor compound that is composed of at least one element from Group III of the Periodic Table of Elements and at least one element from Group V of the Periodic Table of Elements.
  • semiconductor material that can be employed as base substrate 10 may comprise a binary, i.e., two element, III-V compound semiconductor, a ternary, i.e., three element, III-V compound semiconductor or a quaternary, i.e., four element, III-V compound
  • III-V compound semiconductor materials containing greater than 4 elements can also be used as base substrate 10.
  • III-V compound semiconductor materials that can be employed as base substrate 10 include, but are not limited to, GaAs, InP, AlAs, GaSb, GaN, InGaAs, InGaN, InGaP, AlInGaP, and AlInGaSb.
  • the base substrate 10 is composed of an III-V compound semiconductor that does not include P therein.
  • the base substrate 10 is comprised of GaAs.
  • the base substrate 10 is comprised of a Ge-containing semiconductor material.
  • the term "Ge-containing semiconductor material" is used throughout the present disclosure to denote a semiconductor that includes Ge.
  • the Ge- containing material may comprise pure Ge or Ge that is alloyed with another semiconductor material, such as, for example, Si.
  • the Ge-containing semiconductor that can be employed in the present disclosure typically includes Ge in a content ranging from 1 atomic % Ge up to, and including 100 atomic % Ge.
  • the Ge-containing material that can be used as base substrate 10 is a SiGe alloy comprising from 1 atomic % Ge to 99 atomic % Ge.
  • the initial thickness of the base substrate 10 can vary depending on the size of the wafer employed. In one embodiment and for a 2 inch wafer, the base substrate 10 typically has an initial thickness from 200 ⁇ to 800 ⁇ , with an initial thickness from 300 ⁇ to 400 ⁇ being more typical for a 2 inch wafer.
  • the term "initial thickness" when used in conjunction with the base substrate 10 denotes the thickness of the base substrate 10 prior to subjecting the base substrate 10 to the etching process described herein below.
  • the base substrate 10 that is employed in the present disclosure typically has an initial RMS surface roughness from 0.1 nm to 1 nm, within an initial RMS surface roughness from 0.2 nm to 0.5 nm being more typical. The initial RMS surface roughness is a measurement of the texture of the base substrate 10 prior to etching.
  • an optional semiconductor buffer layer (not shown) can be formed on an upper surface of the base substrate 10.
  • the semiconductor buffer layer is optional.
  • the optional semiconductor buffer layer can be omitted.
  • the optional semiconductor buffer layer can be formed on an upper surface of the base substrate 10.
  • the optional semiconductor buffer layer that can be employed is formed atop a Ge-containing semiconductor material.
  • the optional semiconductor buffer layer that can be employed includes a
  • the optional semiconductor buffer layer is composed of a different semiconductor material than the underlying base substrate 10, the optional semiconductor buffer layer can have the same or different lattice constant as the underlying base substrate 10.
  • buffer when used in conjunction with the term Optional semiconductor buffer layer' denotes an intermediate layer that is located between the base substrate 10 and the multilayered structure 12 (to be subsequently formed).
  • the optional semiconductor buffer layer may comprise a semiconductor material including, but not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaAs, InAs, InP, and all other III-V or II- VI compound semiconductors.
  • the optional semiconductor buffer layer can be composed of a III-V compound semiconductor, such as, for example, GaAs or InGaAs.
  • the optional semiconductor buffer layer is composed of an III-V compound semiconductor that does not include P therein.
  • the semiconductor material that can be employed as the optional semiconductor buffer layer can be single crystalline. In another embodiment, the semiconductor material that can be employed as the optional semiconductor buffer layer can be poly crystalline. In yet another embodiment of the present disclosure, the semiconductor material that can be employed as the optional semiconductor buffer layer can be amorphous. Typically, the semiconductor material that can be employed as the optional semiconductor buffer layer is a single crystalline material.
  • the optional semiconductor buffer layer can be formed on an upper surface of the base substrate 10 utilizing techniques that are well known to those skilled in the art.
  • the optional semiconductor buffer layer can be formed atop the base substrate 10 by a physical or growth deposition process in which a semiconductor precursor is employed.
  • the optional semiconductor buffer layer can be formed by an epitaxial growth process. When an epitaxial growth process is employed, the optional semiconductor buffer layer is epitaxially aligned with the underlying surface of the base substrate 10.
  • the optional semiconductor buffer layer can formed atop the base substrate 10 utilizing a layer transfer process.
  • the thickness of the optional semiconductor buffer layer that is employed in the present disclosure can vary depending on the technique that was used in forming the same.
  • the optional semiconductor buffer layer has a thickness from 1 nm to 100 nm.
  • the optional semiconductor buffer layer has a thickness from 1 nm to 2000 nm. Other thicknesses that are above and/or below the aforementioned ranges can also be used for the optional semiconductor buffer layer.
  • FIG. 2 there is illustrated the initial structure of FIG. 1 after providing a multilayered structure 12 that includes alternating layers of sacrificial material layers 14, 14' and 14" and semiconductor device layers 16, 16' and 16", wherein the thickness of each sacrificial material layer 14, 14' and 14" increases from the bottom of the multilayered structure 12 to the top of the multilayered structure 12.
  • the drawings illustrate three sacrificial material layers and three semiconductor device layers in alternating fashion, the present disclosure is not limited to that number of layers for the multilayered structure 12. Instead, the present disclosure can employ a multilayered structure 12 including n number of sacrificial material layers and m number of semiconductor device layers wherein n is equal to m, and n and m are at least 2. That is, n and m can be 2, 3, 4, 5, 6, 7, 8, etc. The upper limit for n and m is not restricted.
  • each sacrificial material layer within the multilayered stack 12 is comprised of a different semiconductor material than each semiconductor device layer.
  • each sacrificial material layer within the multilayered stack 12 is comprised of a same semiconductor material as each semiconductor device layer.
  • protection layers as will be described in greater detail herein below, are formed between each sacrificial material layer and each semiconductor device layer.
  • each sacrificial material layer (i.e., layers 14, 14'and 14") within the multilayered structure 12 comprises an III-V compound semiconductor material which may be the same or different from the III-V compound semiconductor material used as the base substrate 10, the optional buffer layer and that of each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12.
  • the sacrificial III-V compound semiconductor material is composed of InAl, or AlAs.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is a sacrificial phosphide-containing layer, which may be the same or different from the material within base substrate 10, the optional buffer layer and that of each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12.
  • the term "sacrificial phosphide-containing layer" is used throughout the present disclosure to denote a compound of phosphorus with a less electronegative element or elements.
  • the sacrificial phosphide-containing layer has a higher content of phosphorus therein as compared with the base substrate 10, optional
  • each semiconductor device layer i.e., layers 16, 16' and 16"
  • the sacrificial phosphide-containing layers the sacrificial phosphide-containing layers
  • semiconductor device layers, base substrate and the optional buffer semiconductor layer are comprised of a different semiconductor material, the sacrificial phosphide-containing layers have a higher etch rate in non-HF containing etchants as compared to the other
  • the element or elements having less electronegative than phosphorus include an element from Group III and/or Group V of the Periodic Table of Elements.
  • Illustrative materials that can be used as the sacrificial phosphide-containing layer include, but are not limited to, InAlP, InGaP, InAsP, GaAsP, InGaAlP, and InGaAsP.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be single crystalline.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be polycrystalline.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be amorphous.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is a single crystalline material.
  • Each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed utilizing techniques that are well known to those skilled in the art.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by a physical or growth deposition process in which a semiconductor precursor is employed.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by an epitaxial growth process.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is epitaxially aligned with the underlying surface on which it is formed.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by utilizing a layer transfer process.
  • each sacrificial material layer i.e., layers 14, 14' and 14
  • the thickness of each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 increases from the bottom of the multilayered structure 12 to the top of the multilayered structure 12. Stated in other terms, each successful sacrificial material layer within the multilayered structure 12 is thicker than the previously formed sacrificial material layer. As such, the sacrificial material layer (i.e., layer 14) that is nearest to the base substrate 10 has a lesser thickness than any other sacrificial material (i.e., layers 14' and 14") layer within the multilayered structure 12, and layer 14' has a lesser thickness that layer 14".
  • each of the sacrificial material layers within the multilayered structure 12 will have a different etch rate, with the thickest sacrificial material layer nearest to the top of the multilayered structure 12 having the greatest etching rate of any other sacrificial material layer within the structure.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 has a thickness within the range of 1 nm to 1000 nm, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer.
  • each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 has a thickness within a range from 10 nm to 100 nm, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer.
  • each sacrificial material layer 14 can also be used for the each sacrificial material layer 14, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer.
  • Each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12 can include a same or different semiconductor material such as, but are not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaAs, InAs, InP, and all other III-V or II- VI compound semiconductors.
  • at least one semiconductor device layer within the multilayered structure 12 is composed of an III-V compound semiconductor.
  • at least one semiconductor device layer within the multilayered structure 12 is comprised of an III-V compound semiconductor that does not include P therein.
  • At least one of semiconductor device layers within the multilayered structure 12 is a bulk semiconductor material.
  • at least one of the semiconductor device layers within the multilayered structure 12 may comprise a layered semiconductor material such as, for example, a semiconductor-on-insulator or a semiconductor on a polymeric substrate.
  • Illustrated examples of semiconductor-on-insulator substrates that can be employed as a semiconductor device layer include silicon-on- insulators and silicon-germanium-on-insulators.
  • each semiconductor device layer comprises a same
  • each semiconductor device layer and the base substrate 10 comprise different semiconductor materials.
  • the semiconductor material of each semiconductor device layer can be doped, undoped or contain doped regions and undoped regions.
  • semiconductor device layer can be single crystalline. In another embodiment, the
  • semiconductor material that can be employed as a semiconductor device layer can be polycrystalline. In yet another embodiment of the present disclosure, the semiconductor material that can be employed as a semiconductor device layer can be amorphous. Typically, the semiconductor material that can be employed as each of the semiconductor device layers is a single crystalline material.
  • each semiconductor device layer i.e. layers 16, 16' and 16
  • each semiconductor device layer can be formed utilizing techniques that are well known to those skilled in the art.
  • each semiconductor device layer i.e., layers 16, 16' and 16
  • each semiconductor device layer i.e., layers 16, 16' and 16" can be formed by an epitaxial growth process.
  • the semiconductor device layer is epitaxially aligned with the underlying surface of the sacrificial material layer that it is formed thereon.
  • each semiconductor device layer i.e., layers 16, 16' and 16
  • Each semiconductor device layer within the multilayered structure 12 can be processed to include at least one semiconductor device including, but not limited to, a transistor, a capacitor, a diode, a BiCMOS, a resistor, a component of photovoltaic cell, a component of a solar cell, etc.
  • the at least one semiconductor device can be formed on at least one of the semiconductor device layers after formation of the at least one semiconductor device layer onto the sacrificial material layer.
  • the at least one semiconductor device can be formed prior to forming the at least one semiconductor device layer on the sacrificial material layer.
  • a combination of the above mentioned techniques can be employed.
  • each semiconductor device layer that is employed in the present disclosure can vary depending on the type of device that is to be presented thereon. In one embodiment, each semiconductor device layer has a thickness within a range from 3 nm to 1000 nm. In another embodiment, each semiconductor device layer has a thickness within a range from 5 nm to 100 nm. Other thicknesses that are above and/or below the
  • the etching process is performed utilizing an HF containing etchant.
  • This embodiment of the present disclosure can be employed when the sacrificial material layers are other than a sacrificial phosphide-containing material as described above.
  • the etching process is performed utilizing a non-HF containing etchant. This embodiment is employed when the sacrificial material layers are comprised of a sacrificial phosphide- containing material as described above.
  • the HF containing etchant includes HF and optionally water. That is, the HF containing etchant may be used neat, or HF may be diluted with water to provide a dilute HF containing etchant.
  • concentration of the HF that can be employed in the present disclosure to remove the sacrificial material layers from the structures can range from 1 % to 99 %. Other concentrations can be used so long as the concentration of the HF containing etchant does not adversely effect the selectively of the HF containing etchant for etching the sacrificial material layers.
  • any non-HF etchant that selectively etches sacrificial phosphide-containing layers relative to the other semiconductor layers and optional protection layers that are present in the structure can be employed.
  • the sacrificial phosphide-containing layers that can be used in the multilayered stack 12 as layers 14, 14' and 14" have a higher etch rate in the non- HF etchant as compared to the base substrate 10, the optional semiconductor buffer layer and each semiconductor device layers (i.e., layers 16, 16' and 16").
  • the etch that is employed includes any non-HF etchant that is capable of dissolving the etched reaction product such that no etched reaction product forms on the surface of underlying material during the etch.
  • the non- HF etchant employed in this embodiment of the present disclosure reacts with the sacrificial phosphide-containing layers and forms "highly" soluble reaction products which do not stay on the underlying semiconductor material layers.
  • an InAlP sacrificial phosphide-containing layer reacts with HC1 to form InCl 3 , A1C1 3 , and PH 3 , as reaction products.
  • PH 3 is a gaseous product and it can diffuse from the reaction front immediately and InCl 3 and A1C1 3 are highly soluble to the etchant employed in the present disclosure.
  • the non-HF etchant that can be employed in the present disclosure to remove the sacrificial phosphide-containing layers from the structure includes any non-HF containing acid that (i) selectively etches the sacrificial phosphide-containing layers relative to the other semiconductor layers (i.e., layers 10 and 16, 16' and 16") and optional protection layers that are present in the structures, and (ii) that dissolves the etched reaction product such that no etched reaction product forms on the surface of underlying semiconductor materials.
  • non-HF containing acids examples include, but are not limited to, HC1, HBr, HI and mixtures thereof.
  • the non-HF containing acid(s) may be used neat, or they may be diluted with water to provide a dilute non-HF containing acid or dilute non-HF containing acid mixture.
  • concentration of the non-HF containing acid that can be employed in the present disclosure to remove the sacrificial phosphide-containing layers from the structures can range from 1 % to 99 %.
  • concentrations can be used so long as the concentration of the non-HF containing acid does not adversely effect (i) the selectively of the non-HF containing acid for etching the sacrificial material layers and (ii) the ability of the non-HF containing acid to dissolve the etched reaction product such that no etched reaction product forms on the surface of the underlying semiconductor materials.
  • a higher concentration of non-HF etchant is preferred to keep the surface atomically smooth of the base substrate 10 after the etch due to the passivation effect.
  • the etch used to remove each of the sacrificial material layers from the structure can be performed at room temperature (i.e., from 20°C-40°C). In another embodiment, the etch used to remove each of the sacrificial material layers from the structure can be performed at an elevated temperature that is greater than room temperature up to, but not beyond, the boiling point of the type of etchant employed. In one example, the elevated temperature can be from greater than 40°C up to 100°C.
  • the etching process can be performed utilizing techniques well known to those skilled in the art including, for example, dipping an edge portion of the structure into a bath containing an HF containing etchant of non-HF etchant, immersing the entire structure into a bath containing an HF containing etchant or a non-HF etchant, spraying the HF containing etchant or non-HF etchant onto an edge portion of the structure, or brushing coating the HF containing or non-HF containing etchant onto an edge portion. Any combination of these techniques can also be used to etch the sacrificial material layers from the structure.
  • the duration of the each etching step employed in the present disclosure may vary depending on the type of etchant employed, the conditions that the etch was performed and the length of the initial base substrate 10 employed. In one embodiment, the duration of each etch is typically from 1 hour to 7 days, with a duration of each etch from 1 hour to 1 day being more typical. Each may be performed for a longer or shorter duration than the ranges mentioned above depending on the size of the wafer and the technique applied during the etch.
  • the sacrificial material layers that are thicker etch faster than the other sacrificial material layers that are present within the multilayered structure.
  • the sacrificial material layer 14" is etched faster than the sacrificial material layer 14', which etches faster than the sacrificial material layer 14.
  • the various semiconductor device layers would release sequentially from top to bottom. In the particular embodiment that is illustrated in the drawings of the present disclosure, semiconductor device layer 16" would release first (see FIG. 4), followed by semiconductor device layer 16' (see FIG. 6), followed by semiconductor device layer 16 (See FIG. 8).
  • the released semiconductor device layers 16, 16' and 16" can be used as is, or they can be disposed atop a substrate whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer.
  • FIGS. 5, 7, and 9 illustrate the released semiconductor device layer (i.e., layers 16, 16' and 16") being deposed on a substrate (i.e., elements 18, 18' and 18") whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer.
  • substrates whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer include, but are not limited to, a glass substrate, a Si wafer, a III- V compound semiconductor wafer, and a steel plate.
  • the semiconductor device layers to the substrate can be performed utilizing a conventional layer transfer process.
  • the 'released' base substrate 10 shown in FIG. 8 the 'released' base substrate 10 can be re-used. In some embodiments in which an HF containing etchant is employed further treatment such as chemical mechanical polishing are required to be performed prior to re-using the base substrate. In another embodiment in which a non-HF containing etchant is employed, the 'released' base substrate 10 can be re-used without any further treatments. In such an embodiment, the surface roughness of the 'released' base substrate 10 is essentially the same, within ⁇ 0.5 nm, as that of the initial surface roughness of the base substrate 10.
  • the thickness of the 'released' base substrate is essentially the same, within ⁇ 100 nm, as that of the initial thickness of the base substrate 10 prior to performing the etch.
  • FIG. 10 illustrates another structure that can be employed in the present disclosure.
  • This structure includes base substrate 10, an optional semiconductor buffer layer 11, and a multilayered stack 12 including a first sacrificial material layer 14 having a first thickness, a first semiconductor device layer 16, a second sacrificial material layer 14' having a second thickness, and a second semiconductor device layer 16'. As shown, the first thickness is less than the second thickness. In this
  • the sacrificial material layers and the semiconductor device layers are comprised of a same semiconductor material.
  • each of the semiconductor device layers is patterned by lithography and etching.
  • the patterning step can be omitted and the second protection layer is formed on an upper surface and sidewall edges of each of the semiconductor device layers shown in FIG. 10.
  • each of the semiconductor device layers 16 and 16' and each of the sacrificial material layers 14 and 14' may include a phosphide-containing material and they have the same etching rates.
  • a first protection layer 20 is formed between each sacrificial material layer and each semiconductor device layer within the multilayered stack 12 to prevent the semiconductor device layers from being etched.
  • Each first protection layer 20 employed can be GaAs or other non-phosphide-containing materials which are not etched by the etchant.
  • Each first protection layer 20 can be formed by conventional techniques such as, for example, thermal growth or deposition.
  • a second protection layer 22 is formed atop exposed surfaces (top and sidewalls) of each
  • Each second protection layer 22 could be Si0 2 , Si 3 N 4 or other materials which are not etched by the etchant.
  • Each second protection layer 22 can be formed utilizing conventional techniques that are well known to those skilled in the art including thermal growth or deposition.
  • the structure shown in FIG. 10 can then be processed as mentioned above to release each semiconductor device layer from the structure. After removing a semiconductor device layer, an etch can be used to remove at least the second protection layer 22 from the structure. The same etch or another etch could be used to remove the underlying first protection layer 20. In some embodiments, the first protection layer 20 can remain beneath the released semiconductor device layer.

Abstract

A method of removing a plurality of semiconductor device layers from an underlying base substrate is provided. A multilayered stack including alternating layers of sacrificial material layers and semiconductor material layers is formed on the base substrate. Each successive sacrificial material layer that is formed is thicker than the previously formed sacrificial material layer. Because of the difference in thicknesses of the sacrificial material layers, each sacrificial material layer etches at different rates, with thicker sacrificial material layers etching faster than thinner sacrificial material layers. An etch is then performed that first removes the thickest sacrificial material layer of the multilayered stack. The uppermost semiconductor device layer within the multilayered stack is accordingly first released. As the etch continues, the other sacrificial material layers are removed sequentially, in the order of decreasing thickness, and the other semiconductor device layers are removed sequentially.

Description

EPITAXIAL LIFTOFF FOR RELEASING MULTIPLE
SEMICONDUCTOR DEVICE LAYERS
BACKGROUND
[0001] The present disclosure relates to semiconductor device manufacturing, and more particularly to a method of removing multiple, i.e., two or more, semiconductor device layers from an underlying base substrate.
[0002] Devices that can be produced in thin-film form have three clear advantages over their bulk counterparts. First, by virtue of less material used, thin-film devices ameliorate the materials cost associated with device production. Second, low device weight is a definite advantage that motivates industrial-level effort for a wide range of thin-film applications. Third, if dimensions are small enough, devices can exhibit mechanical flexibility in their thin-film form. Furthermore, if a device layer is removed from a substrate that can be reused, additional fabrication cost reduction can be achieved.
[0003] Efforts to (i) create thin-film substrates from bulk materials (i.e., semiconductors) and (ii) form thin-film device layers by removing device layers from an the underlying bulk substrates on which they were formed are ongoing.
[0004] One way to form a thin film device is to release a semiconductor device layer from a base substrate utilizing an epitaxial lift off (ELO) process. In a conventional ELO process for III-V compound semiconductor materials, an AlAs layer is inserted between an III-V compound semiconductor material and an overlying semiconductor device layer. The resultant structure is then subjected to etching in HF. After the etch, the semiconductor device layer is released from the III-V compound semiconductor material.
[0005] The conventional ELO process mentioned above can only release a single III-V compound semiconductor material after the etching. As such, the throughput of a
conventional ELO process is low. [0006] There is thus a need to provide a method which increases the yield of a conventional ELO process such that a plurality of semiconductor device layers, such as III-V compound semiconductor material layers, can be released from atop a single base substrate.
SUMMARY
[0007] The present disclosure provides a method of removing a plurality of semiconductor device layers from an underlying base substrate. In the present disclosure, a multilayered stack is formed on a base substrate. The multilayered stack includes alternating layers of sacrificial material layers and semiconductor material layers. Each successive sacrificial material layer that is formed is thicker than the previously formed sacrificial material layer. As such, the thickness of each sacrificial material layer increases upwards from the sacrificial material layer that is formed nearest to the base substrate. Because of the difference in thicknesses of the sacrificial material layers, each sacrificial material layer etches at different rates, with thicker sacrificial material layers etching faster than thinner sacrificial material layers. An etch is then performed that first removes the thickest sacrificial material layer of the multilayered stack. The uppermost semiconductor device layer within the multilayered stack is accordingly first released. As the etch continues, the other sacrificial material layers are removed sequentially, in the order of decreasing thickness, and the other semiconductor device layers are removed sequentially from top to bottom.
[0008] As such, the method of the present disclosure has increased throughput, since multiple semiconductor device layers are released from a single base substrate, as compared with a conventional ELO process in which a single semiconductor device layer is removed from a single base substrate.
[0009] In one aspect of the present disclosure, the method includes forming a multilayered stack on a base substrate. The multilayered stack includes, from bottom to top, a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness. Next, the first and second sacrificial material layers are selectively removed by etching. In accordance with the present disclosure, the second sacrificial material layer etches at a faster rate than the first sacrificial material layer, thereby sequentially releasing the second semiconductor device layer followed by the first semiconductor device layer.
[0010] In some embodiments, each released semiconductor device layer can be transferred to a substrate whose thermal coefficient of expansion is substantially the same as the released semiconductor device layer.
[0011] In another aspect, the method includes forming a multilayered stack on a base substrate. The multilayered stack comprises a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the
multilayered stack is sandwiched between a lower sacrificial material layer having a first thickness and an upper sacrificial material layer having a second thickness. In accordance with the present disclosure, the first thickness is less than the second thickness. Next, each sacrificial material layer is selectively removed by etching, wherein each upper sacrificial material layer within the multilayered stack etches at a faster rate than each lower sacrificial material layer, thereby sequentially releasing each semiconductor device layer starting from an upper most semiconductor device layer to a bottom most semiconductor device layer.
[0012] In some embodiments, each released semiconductor device layer can be transferred to a substrate whose thermal coefficient of expansion is substantially the same as the released semiconductor device layer.
[0013] In yet another aspect of the present disclosure, a semiconductor structure is provided. The structure includes a base substrate, and a multilayered stack located on the base substrate. The multilayered stack includes, from bottom to top, a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness.
[0014] In yet a further aspect of the present disclosure, a semiconductor structure is provided. The semiconductor structure includes a multilayered stack located on a base substrate. The multilayered stack includes a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the multilayered stack is sandwiched between a lower sacrificial material having a first thickness and an upper sacrificial material layer having a second thickness, wherein said first thickness is less than the second thickness.
BRIEF DESCRIPTION OF THE DRAWINGS
[0015] FIG. 1 is a pictorial representation (through a cross sectional view) depicting an initial structure including a base substrate that can be employed in accordance with one embodiment of the present disclosure.
[0016] FIG. 2 is a pictorial representation (through a cross sectional view) depicting the initial structure of FIG. 1 after providing a multilayered structure that includes alternating layers of sacrificial material layers and semiconductor device layers, wherein the thickness of each sacrificial material layer increases from the bottom of the multilayered structure to the top of the multilayered structure.
[0017] FIG. 3 is a pictorial representation (through a cross sectional view) depicting the structure of FIG. 2 during an initial stage of an etching process in accordance with the present disclosure.
[0018] FIG. 4 is a pictorial representation (through a cross sectional view) depicting the structure of FIG. 3 during another stage of the etching process in accordance with the present disclosure.
[0019] FIG. 5 is a pictorial representation (through a cross sectional view) depicting the transferring of a removed semiconductor device layer from the structure shown in FIG. 4 to a substrate whose thermal expansion coefficient is substantially the same as the removed semiconductor device layer. [0020] FIG. 6 is a pictorial representation (through a cross sectional view) depicting a portion of the structure of FIG. 4 during yet another stage of the etching process in accordance with the present disclosure.
[0021] FIG. 7 is a pictorial representation (through a cross sectional view) depicting the transferring of another removed semiconductor device layer from the structure shown in FIG. 6 to another substrate whose thermal expansion coefficient is substantially the same as the another removed semiconductor device layer.
[0022] FIG. 8 is a pictorial representation (through a cross sectional view) depicting a portion of the structure of FIG. 6 during yet another stage of the etching process in accordance with the present disclosure.
[0023] FIG. 9 is a pictorial representation (through a cross sectional view) depicting the transferring of yet another removed semiconductor device layer from the structure shown in FIG. 8 to yet another substrate whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer.
[0024] FIG. 10 is a pictorial representation (through a cross sectional view) depicting another structure that can be employed in the present disclosure including protection layers encasing each of the various semiconductor device layers within a multilayered structure.
DETAILED DESCRIPTION
[0025] The present disclosure, which provides a method of releasing multiple, i.e., at least two, semiconductor device layers from an underlying base substrate, will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is observed that the drawings of the present application are provided for illustrative proposes and, as such, the drawings are not drawn to scale.
[0026] In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of some aspects of the present disclosure. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the disclosure may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the various embodiments of the present application.
[0027] It will be understood that when an element as a layer, region or substrate is referred to as being "on" or "over" another element, it can be directly on the other element or
intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly over" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "beneath" or "under" another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being "directly beneath" or "directly under" another element, there are no intervening elements present.
[0028] As stated above, the present disclosure provides a method that improves the throughput of a conventional liftoff process. The method includes forming a multilayered stack on a base substrate. The multilayered stack includes, from bottom to top, at least a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness. Next, the first and second sacrificial material layers are selectively removed by etching. In accordance with the present disclosure, the second sacrificial material layer etches at a faster rate than the first sacrificial material layer, thereby sequentially releasing the second semiconductor device layer followed by the first semiconductor device layer. This aspect of the present disclosure will now be described in greater detail with reference to the following discussion and FIGS. 1-9.
[0029] Referring to FIG. I, there is depicted an initial structure including a base substrate 10 that can be employed in accordance with one embodiment of the present disclosure. In one embodiment of the present disclosure, the base substrate 10 that can be employed comprises an III-V compound semiconductor material. The term "III-V compound semiconductor" as used throughout the present disclosure denotes a semiconductor compound that is composed of at least one element from Group III of the Periodic Table of Elements and at least one element from Group V of the Periodic Table of Elements. The III-V compound
semiconductor material that can be employed as base substrate 10 may comprise a binary, i.e., two element, III-V compound semiconductor, a ternary, i.e., three element, III-V compound semiconductor or a quaternary, i.e., four element, III-V compound
semiconductor. III-V compound semiconductor materials containing greater than 4 elements can also be used as base substrate 10.
[0030] Examples of III-V compound semiconductor materials that can be employed as base substrate 10 include, but are not limited to, GaAs, InP, AlAs, GaSb, GaN, InGaAs, InGaN, InGaP, AlInGaP, and AlInGaSb. In some embodiments, the base substrate 10 is composed of an III-V compound semiconductor that does not include P therein. In one embodiment of the present disclosure, the base substrate 10 is comprised of GaAs.
[0031] In another embodiment, the base substrate 10 is comprised of a Ge-containing semiconductor material. The term "Ge-containing semiconductor material" is used throughout the present disclosure to denote a semiconductor that includes Ge. The Ge- containing material may comprise pure Ge or Ge that is alloyed with another semiconductor material, such as, for example, Si. Thus, the Ge-containing semiconductor that can be employed in the present disclosure typically includes Ge in a content ranging from 1 atomic % Ge up to, and including 100 atomic % Ge. In another embodiment, the Ge-containing material that can be used as base substrate 10 is a SiGe alloy comprising from 1 atomic % Ge to 99 atomic % Ge.
[0032] The initial thickness of the base substrate 10 can vary depending on the size of the wafer employed. In one embodiment and for a 2 inch wafer, the base substrate 10 typically has an initial thickness from 200 μπι to 800 μιη, with an initial thickness from 300 μη to 400 μηι being more typical for a 2 inch wafer. The term "initial thickness" when used in conjunction with the base substrate 10 denotes the thickness of the base substrate 10 prior to subjecting the base substrate 10 to the etching process described herein below. [0033] The base substrate 10 that is employed in the present disclosure typically has an initial RMS surface roughness from 0.1 nm to 1 nm, within an initial RMS surface roughness from 0.2 nm to 0.5 nm being more typical. The initial RMS surface roughness is a measurement of the texture of the base substrate 10 prior to etching.
[0034] In some embodiments of the present disclosure, an optional semiconductor buffer layer (not shown) can be formed on an upper surface of the base substrate 10. As mentioned, the semiconductor buffer layer is optional. As such, and in some embodiments, the optional semiconductor buffer layer can be omitted. In other embodiments, the optional
semiconductor buffer layer can be employed. For example, and in one embodiment of the present disclosure, the optional semiconductor buffer layer that can be employed is formed atop a Ge-containing semiconductor material.
[0035] The optional semiconductor buffer layer that can be employed includes a
semiconductor material that differs in terms of its composition from the underlying base substrate 10. Although the optional semiconductor buffer layer is composed of a different semiconductor material than the underlying base substrate 10, the optional semiconductor buffer layer can have the same or different lattice constant as the underlying base substrate 10. The term "buffer" when used in conjunction with the term Optional semiconductor buffer layer' denotes an intermediate layer that is located between the base substrate 10 and the multilayered structure 12 (to be subsequently formed).
[0036] The optional semiconductor buffer layer may comprise a semiconductor material including, but not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaAs, InAs, InP, and all other III-V or II- VI compound semiconductors. In one embodiment in which a Ge-containing material is employed as the base substrate 10, the optional semiconductor buffer layer can be composed of a III-V compound semiconductor, such as, for example, GaAs or InGaAs. In some embodiments, the optional semiconductor buffer layer is composed of an III-V compound semiconductor that does not include P therein.
[0037] In one embodiment, the semiconductor material that can be employed as the optional semiconductor buffer layer can be single crystalline. In another embodiment, the semiconductor material that can be employed as the optional semiconductor buffer layer can be poly crystalline. In yet another embodiment of the present disclosure, the semiconductor material that can be employed as the optional semiconductor buffer layer can be amorphous. Typically, the semiconductor material that can be employed as the optional semiconductor buffer layer is a single crystalline material.
[0038] The optional semiconductor buffer layer can be formed on an upper surface of the base substrate 10 utilizing techniques that are well known to those skilled in the art. In one embodiment, the optional semiconductor buffer layer can be formed atop the base substrate 10 by a physical or growth deposition process in which a semiconductor precursor is employed. In another embodiment, the optional semiconductor buffer layer can be formed by an epitaxial growth process. When an epitaxial growth process is employed, the optional semiconductor buffer layer is epitaxially aligned with the underlying surface of the base substrate 10. In yet another embodiment, the optional semiconductor buffer layer can formed atop the base substrate 10 utilizing a layer transfer process.
[0039] The thickness of the optional semiconductor buffer layer that is employed in the present disclosure can vary depending on the technique that was used in forming the same. In one embodiment, the optional semiconductor buffer layer has a thickness from 1 nm to 100 nm. In another embodiment, the optional semiconductor buffer layer has a thickness from 1 nm to 2000 nm. Other thicknesses that are above and/or below the aforementioned ranges can also be used for the optional semiconductor buffer layer.
[0040] Referring to FIG. 2, there is illustrated the initial structure of FIG. 1 after providing a multilayered structure 12 that includes alternating layers of sacrificial material layers 14, 14' and 14" and semiconductor device layers 16, 16' and 16", wherein the thickness of each sacrificial material layer 14, 14' and 14" increases from the bottom of the multilayered structure 12 to the top of the multilayered structure 12. Although the drawings illustrate three sacrificial material layers and three semiconductor device layers in alternating fashion, the present disclosure is not limited to that number of layers for the multilayered structure 12. Instead, the present disclosure can employ a multilayered structure 12 including n number of sacrificial material layers and m number of semiconductor device layers wherein n is equal to m, and n and m are at least 2. That is, n and m can be 2, 3, 4, 5, 6, 7, 8, etc. The upper limit for n and m is not restricted.
[0041] It is also noted that although the following drawings and description illustrate that the multilayered structure 12 is formed directly on the base substrate 10, there are some embodiments in which the multilayered structure 12 is formed on the optional semiconductor buffer layer described above. In such embodiments, an optional semiconductor buffer layer would be located between the multilayered structure 12 and the base substrate 10 shown in FIG. 2.
[0042] In one embodiment, each sacrificial material layer within the multilayered stack 12 is comprised of a different semiconductor material than each semiconductor device layer. In yet another embodiment, each sacrificial material layer within the multilayered stack 12 is comprised of a same semiconductor material as each semiconductor device layer. When the sacrificial material layers and the semiconductor device layers are comprised of a same semiconductor layer, protection layers, as will be described in greater detail herein below, are formed between each sacrificial material layer and each semiconductor device layer.
[0043] In one embodiment of the present disclosure, each sacrificial material layer (i.e., layers 14, 14'and 14") within the multilayered structure 12 comprises an III-V compound semiconductor material which may be the same or different from the III-V compound semiconductor material used as the base substrate 10, the optional buffer layer and that of each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12. In one embodiment, and when the base substrate 10 and each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered stack 12 are comprised of GaAs, the sacrificial III-V compound semiconductor material is composed of InAl, or AlAs.
[0044] In another embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is a sacrificial phosphide-containing layer, which may be the same or different from the material within base substrate 10, the optional buffer layer and that of each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12. The term "sacrificial phosphide-containing layer" is used throughout the present disclosure to denote a compound of phosphorus with a less electronegative element or elements. In some embodiments, the sacrificial phosphide-containing layer has a higher content of phosphorus therein as compared with the base substrate 10, optional
semiconductor buffer layer and each semiconductor device layer (i.e., layers 16, 16' and 16"). In embodiments in which the sacrificial phosphide-containing layers, the
semiconductor device layers, base substrate and the optional buffer semiconductor layer are comprised of a different semiconductor material, the sacrificial phosphide-containing layers have a higher etch rate in non-HF containing etchants as compared to the other
semiconductor materials and optional protection layers within the structure.
[0045] In one embodiment, the element or elements having less electronegative than phosphorus include an element from Group III and/or Group V of the Periodic Table of Elements. Illustrative materials that can be used as the sacrificial phosphide-containing layer include, but are not limited to, InAlP, InGaP, InAsP, GaAsP, InGaAlP, and InGaAsP.
[0046] In one embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be single crystalline. In another embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be polycrystalline. In yet another embodiment of the present disclosure, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be amorphous. Typically, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is a single crystalline material.
[0047] Each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed utilizing techniques that are well known to those skilled in the art. In one embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by a physical or growth deposition process in which a semiconductor precursor is employed. In another embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by an epitaxial growth process. When an epitaxial growth process is employed, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 is epitaxially aligned with the underlying surface on which it is formed. In yet another embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 can be formed by utilizing a layer transfer process.
[0048] The thickness of each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 increases from the bottom of the multilayered structure 12 to the top of the multilayered structure 12. Stated in other terms, each successful sacrificial material layer within the multilayered structure 12 is thicker than the previously formed sacrificial material layer. As such, the sacrificial material layer (i.e., layer 14) that is nearest to the base substrate 10 has a lesser thickness than any other sacrificial material (i.e., layers 14' and 14") layer within the multilayered structure 12, and layer 14' has a lesser thickness that layer 14". Due to this difference in thickness each of the sacrificial material layers within the multilayered structure 12 will have a different etch rate, with the thickest sacrificial material layer nearest to the top of the multilayered structure 12 having the greatest etching rate of any other sacrificial material layer within the structure.
[0049] Notwithstanding the above, and in one embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 has a thickness within the range of 1 nm to 1000 nm, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer. In another embodiment, each sacrificial material layer (i.e., layers 14, 14' and 14") within the multilayered structure 12 has a thickness within a range from 10 nm to 100 nm, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer. Other thicknesses that are above and/or below the aforementioned ranges can also be used for the each sacrificial material layer 14, with the proviso that the each successive sacrificial material layer formed has a greater thickness than the previously formed sacrificial material layer.
[0050] Each semiconductor device layer (i.e., layers 16, 16' and 16") within the multilayered structure 12 can include a same or different semiconductor material such as, but are not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaAs, InAs, InP, and all other III-V or II- VI compound semiconductors. In some embodiments, at least one semiconductor device layer within the multilayered structure 12 is composed of an III-V compound semiconductor. In some embodiments, at least one semiconductor device layer within the multilayered structure 12 is comprised of an III-V compound semiconductor that does not include P therein.
[0051] In some embodiments, at least one of semiconductor device layers within the multilayered structure 12 is a bulk semiconductor material. In other embodiments, at least one of the semiconductor device layers within the multilayered structure 12 may comprise a layered semiconductor material such as, for example, a semiconductor-on-insulator or a semiconductor on a polymeric substrate. Illustrated examples of semiconductor-on-insulator substrates that can be employed as a semiconductor device layer include silicon-on- insulators and silicon-germanium-on-insulators.
[0052] In some embodiments, each semiconductor device layer comprises a same
semiconductor material as that of the base substrate 10. In another embodiment, each semiconductor device layer and the base substrate 10 comprise different semiconductor materials. The semiconductor material of each semiconductor device layer can be doped, undoped or contain doped regions and undoped regions.
[0053] In one embodiment, the semiconductor material that can be employed as a
semiconductor device layer can be single crystalline. In another embodiment, the
semiconductor material that can be employed as a semiconductor device layer can be polycrystalline. In yet another embodiment of the present disclosure, the semiconductor material that can be employed as a semiconductor device layer can be amorphous. Typically, the semiconductor material that can be employed as each of the semiconductor device layers is a single crystalline material.
[0054] Each semiconductor device layer (i.e. layers 16, 16' and 16") can be formed utilizing techniques that are well known to those skilled in the art. In one embodiment, each semiconductor device layer (i.e., layers 16, 16' and 16") can be formed by a physical or growth deposition process in which a semiconductor precursor is employed. In another embodiment, each semiconductor device layer (i.e., layers 16, 16' and 16") can be formed by an epitaxial growth process. When an epitaxial growth process is employed, the semiconductor device layer is epitaxially aligned with the underlying surface of the sacrificial material layer that it is formed thereon. In yet another embodiment, each semiconductor device layer (i.e., layers 16, 16' and 16") can be formed atop a sacrificial material layer utilizing a layer transfer process. In some embodiments, a combination of the
aforementioned techniques can be employed in forming the semiconductor device layers within the multilayer ed structure 12.
[0055] Each semiconductor device layer within the multilayered structure 12 can be processed to include at least one semiconductor device including, but not limited to, a transistor, a capacitor, a diode, a BiCMOS, a resistor, a component of photovoltaic cell, a component of a solar cell, etc. In one embodiment, the at least one semiconductor device can be formed on at least one of the semiconductor device layers after formation of the at least one semiconductor device layer onto the sacrificial material layer. In another embodiment, the at least one semiconductor device can be formed prior to forming the at least one semiconductor device layer on the sacrificial material layer. In yet another embodiment, a combination of the above mentioned techniques can be employed.
[0056] The thickness of each semiconductor device layer that is employed in the present disclosure can vary depending on the type of device that is to be presented thereon. In one embodiment, each semiconductor device layer has a thickness within a range from 3 nm to 1000 nm. In another embodiment, each semiconductor device layer has a thickness within a range from 5 nm to 100 nm. Other thicknesses that are above and/or below the
aforementioned ranges can also be used for each semiconductor device layer.
[0057] Referring now to FIGS. 3, 4, 6 and 8, there are illustrated the structure of FIG. 2 during an initial stage of an etching process (FIG. 3), and after various stages of the etching process (FIGS. 4, 6 and 8) in accordance with the present disclosure. In one embodiment, the etching process is performed utilizing an HF containing etchant. This embodiment of the present disclosure can be employed when the sacrificial material layers are other than a sacrificial phosphide-containing material as described above. In another embodiment, the etching process is performed utilizing a non-HF containing etchant. This embodiment is employed when the sacrificial material layers are comprised of a sacrificial phosphide- containing material as described above.
[0058] When an HF containing etchant is employed, the HF containing etchant includes HF and optionally water. That is, the HF containing etchant may be used neat, or HF may be diluted with water to provide a dilute HF containing etchant. The concentration of the HF that can be employed in the present disclosure to remove the sacrificial material layers from the structures can range from 1 % to 99 %. Other concentrations can be used so long as the concentration of the HF containing etchant does not adversely effect the selectively of the HF containing etchant for etching the sacrificial material layers.
[0059] When a non-HF containing etchant is employed, any non-HF etchant that selectively etches sacrificial phosphide-containing layers relative to the other semiconductor layers and optional protection layers that are present in the structure can be employed. In some embodiments and as mentioned above, the sacrificial phosphide-containing layers that can be used in the multilayered stack 12 as layers 14, 14' and 14" have a higher etch rate in the non- HF etchant as compared to the base substrate 10, the optional semiconductor buffer layer and each semiconductor device layers (i.e., layers 16, 16' and 16"). In addition and in this embodiment of the present disclosure, the etch that is employed includes any non-HF etchant that is capable of dissolving the etched reaction product such that no etched reaction product forms on the surface of underlying material during the etch. Stated in other terms, the non- HF etchant employed in this embodiment of the present disclosure reacts with the sacrificial phosphide-containing layers and forms "highly" soluble reaction products which do not stay on the underlying semiconductor material layers. For example, an InAlP sacrificial phosphide-containing layer reacts with HC1 to form InCl3, A1C13, and PH3, as reaction products. PH3 is a gaseous product and it can diffuse from the reaction front immediately and InCl3 and A1C13 are highly soluble to the etchant employed in the present disclosure.
[0060] The non-HF etchant that can be employed in the present disclosure to remove the sacrificial phosphide-containing layers from the structure includes any non-HF containing acid that (i) selectively etches the sacrificial phosphide-containing layers relative to the other semiconductor layers (i.e., layers 10 and 16, 16' and 16") and optional protection layers that are present in the structures, and (ii) that dissolves the etched reaction product such that no etched reaction product forms on the surface of underlying semiconductor materials.
[0061] Examples of non-HF containing acids that can be employed in the present disclosure include, but are not limited to, HC1, HBr, HI and mixtures thereof. The non-HF containing acid(s) may be used neat, or they may be diluted with water to provide a dilute non-HF containing acid or dilute non-HF containing acid mixture. The concentration of the non-HF containing acid that can be employed in the present disclosure to remove the sacrificial phosphide-containing layers from the structures can range from 1 % to 99 %. Other concentrations can be used so long as the concentration of the non-HF containing acid does not adversely effect (i) the selectively of the non-HF containing acid for etching the sacrificial material layers and (ii) the ability of the non-HF containing acid to dissolve the etched reaction product such that no etched reaction product forms on the surface of the underlying semiconductor materials. A higher concentration of non-HF etchant is preferred to keep the surface atomically smooth of the base substrate 10 after the etch due to the passivation effect.
[0062] In one embodiment, and notwithstanding the type of etchant employed, the etch used to remove each of the sacrificial material layers from the structure can be performed at room temperature (i.e., from 20°C-40°C). In another embodiment, the etch used to remove each of the sacrificial material layers from the structure can be performed at an elevated temperature that is greater than room temperature up to, but not beyond, the boiling point of the type of etchant employed. In one example, the elevated temperature can be from greater than 40°C up to 100°C.
[0063] The etching process can be performed utilizing techniques well known to those skilled in the art including, for example, dipping an edge portion of the structure into a bath containing an HF containing etchant of non-HF etchant, immersing the entire structure into a bath containing an HF containing etchant or a non-HF etchant, spraying the HF containing etchant or non-HF etchant onto an edge portion of the structure, or brushing coating the HF containing or non-HF containing etchant onto an edge portion. Any combination of these techniques can also be used to etch the sacrificial material layers from the structure. [0064] The duration of the each etching step employed in the present disclosure may vary depending on the type of etchant employed, the conditions that the etch was performed and the length of the initial base substrate 10 employed. In one embodiment, the duration of each etch is typically from 1 hour to 7 days, with a duration of each etch from 1 hour to 1 day being more typical. Each may be performed for a longer or shorter duration than the ranges mentioned above depending on the size of the wafer and the technique applied during the etch.
[0065] As mentioned above, the sacrificial material layers that are thicker etch faster than the other sacrificial material layers that are present within the multilayered structure. As such, and as shown, the sacrificial material layer 14" is etched faster than the sacrificial material layer 14', which etches faster than the sacrificial material layer 14. During the various stages of etching, the various semiconductor device layers would release sequentially from top to bottom. In the particular embodiment that is illustrated in the drawings of the present disclosure, semiconductor device layer 16" would release first (see FIG. 4), followed by semiconductor device layer 16' (see FIG. 6), followed by semiconductor device layer 16 (See FIG. 8).
[0066] In the embodiment illustrated in FIGS. 4, 6 and 8, the released semiconductor device layers 16, 16' and 16" can be used as is, or they can be disposed atop a substrate whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer. Reference is made to FIGS. 5, 7, and 9 which illustrate the released semiconductor device layer (i.e., layers 16, 16' and 16") being deposed on a substrate (i.e., elements 18, 18' and 18") whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer. Examples of substrates whose thermal expansion coefficient is substantially the same as the yet another removed semiconductor device layer include, but are not limited to, a glass substrate, a Si wafer, a III- V compound semiconductor wafer, and a steel plate. The transfer of the released
semiconductor device layers to the substrate can be performed utilizing a conventional layer transfer process. [0067] With respect to the 'released' base substrate 10 shown in FIG. 8, the 'released' base substrate 10 can be re-used. In some embodiments in which an HF containing etchant is employed further treatment such as chemical mechanical polishing are required to be performed prior to re-using the base substrate. In another embodiment in which a non-HF containing etchant is employed, the 'released' base substrate 10 can be re-used without any further treatments. In such an embodiment, the surface roughness of the 'released' base substrate 10 is essentially the same, within ± 0.5 nm, as that of the initial surface roughness of the base substrate 10. Also, and in the embodiment in which a non-HF containing etchant is employed the thickness of the 'released' base substrate is essentially the same, within ± 100 nm, as that of the initial thickness of the base substrate 10 prior to performing the etch.
[0068] Reference is now made to FIG. 10 which illustrates another structure that can be employed in the present disclosure. This structure includes base substrate 10, an optional semiconductor buffer layer 11, and a multilayered stack 12 including a first sacrificial material layer 14 having a first thickness, a first semiconductor device layer 16, a second sacrificial material layer 14' having a second thickness, and a second semiconductor device layer 16'. As shown, the first thickness is less than the second thickness. In this
embodiment, the sacrificial material layers and the semiconductor device layers are comprised of a same semiconductor material. As also shown, each of the semiconductor device layers is patterned by lithography and etching. In some embodiments, the patterning step can be omitted and the second protection layer is formed on an upper surface and sidewall edges of each of the semiconductor device layers shown in FIG. 10. For example, each of the semiconductor device layers 16 and 16' and each of the sacrificial material layers 14 and 14' may include a phosphide-containing material and they have the same etching rates.
[0069] In such an embodiment and as shown in FIG. 10, a first protection layer 20 is formed between each sacrificial material layer and each semiconductor device layer within the multilayered stack 12 to prevent the semiconductor device layers from being etched. Each first protection layer 20 employed can be GaAs or other non-phosphide-containing materials which are not etched by the etchant. Each first protection layer 20 can be formed by conventional techniques such as, for example, thermal growth or deposition. A second protection layer 22 is formed atop exposed surfaces (top and sidewalls) of each
semiconductor device layer to prevent the semiconductor device layers from being etched by the etchant. Each second protection layer 22 could be Si02, Si3N4 or other materials which are not etched by the etchant. Each second protection layer 22 can be formed utilizing conventional techniques that are well known to those skilled in the art including thermal growth or deposition. The structure shown in FIG. 10 can then be processed as mentioned above to release each semiconductor device layer from the structure. After removing a semiconductor device layer, an etch can be used to remove at least the second protection layer 22 from the structure. The same etch or another etch could be used to remove the underlying first protection layer 20. In some embodiments, the first protection layer 20 can remain beneath the released semiconductor device layer.
[0070] While the present disclosure has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present disclosure. It is therefore intended that the present disclosure not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

Claims

CLAIMS What is claimed is:
1. A method of releasing multiple semiconductor device layers from atop a base substrate, said method comprising:
forming a multilayered stack on a base substrate, said multilayered stack comprising, from bottom to top, a first sacrificial material layer having a first thickness, a first
semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness; and
selectively removing said first and second sacrificial material layers by etching, wherein the second sacrificial material layer etches at a faster rate than the first sacrificial material layer, thereby sequentially releasing the second semiconductor device layer followed by the first semiconductor device layer.
2. The method of Claim 1, wherein said first and second sacrificial material layers comprise an III-V compound semiconductor material, and said etching comprises an HF containing etchant.
3. The method of Claim 1, wherein said first and sacrificial material layers comprise a phosphide-containing material, and said etching comprises a non-HF containing etchant.
4. The method of Claim 1, wherein said etching is performed at a temperature from room temperature up to, but not beyond a boiling point of the etchant.
5. The method of Claim 1, wherein said base substrate comprises a Ge-containing semiconductor material, and wherein a semiconductor buffer layer is formed between the Ge- containing semiconductor material and said multilayered structure.
6. The method of Claim 1 , wherein said first and second sacrificial material layers are comprised of a different semiconductor material than said base substrate and said first and second semiconductor device layers.
7. The method of Claim 1, wherein said first and second sacrificial material layers are comprised of a same semiconductor material as the first and second semiconductor device layers and wherein a first protection layer is formed beneath each semiconductor device layer, and wherein a second protection layer is formed on exposed surfaces of each semiconductor device layer.
8. A method of releasing multiple semiconductor device layers from atop a base substrate, said method comprising:
forming a multilayered stack on a base substrate, said multilayered stack comprising a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the multilayered stack is sandwiched between a lower sacrificial material layer having a first thiclcness and an upper sacrificial material layer having a second thickness, wherein said first thickness is less than the second thickness; and
selectively removing each sacrificial material layer of said plurality of sacrificial material layers by etching, wherein each upper sacrificial material layer within the multilayered stack etches at a faster rate than each lower sacrificial material layer, thereby sequentially releasing each semiconductor device layer starting from an upper most semiconductor device layer to a bottom most semiconductor device layer.
9. The method of Claim 8, wherein each sacrificial material layer of said plurality of sacrificial material layers comprises an III-V compound semiconductor material, and said etching comprises an HF containing etchant.
10. The method of Claim 8, wherein each sacrificial material layer of said plurality of sacrificial material layers comprises a phosphide-containing material, and said etching comprises a non HF containing etchant.
11. The method of Claim 8, wherein said etching is performed at a temperature from room temperature up to, but not beyond a boiling point of the etchant.
12. The method of Claim 8, wherein said base substrate comprises a Ge-containing semiconductor material, and wherein a semiconductor buffer layer is formed between the Ge- containing semiconductor material and said multilayered structure.
13. The method of Claim 8, wherein each sacrificial material layer of said plurality of sacrificial material layers is comprised of a different semiconductor material than said base substrate and each semiconductor device layer of said plurality of semiconductor device layers.
14. The method of Claim 1 , wherein each sacrificial material layer of said plurality of sacrificial material layers is comprised of a same semiconductor material as each
semiconductor device layer of said plurality of semiconductor device layers and wherein a first protection layer is formed beneath each semiconductor device layer, and wherein a second protection layer is formed on exposed surfaces of each semiconductor device layer.
15. A semiconductor structure comprising:
a base substrate; and
a multilayered stack on a base substrate, said multilayered stack comprising, from bottom to top, a first sacrificial material layer having a first thickness, a first semiconductor device layer, a second sacrificial material layer having a second thickness, and a second semiconductor device layer, wherein the first thickness is less than the second thickness.
16. The semiconductor structure of Claim 15, wherein said base substrate comprises an III-V compound semiconductor material.
17. The semiconductor structure of Claim 15, wherein said base substrate comprises a Ge- containing semiconductor material, and wherein a semiconductor buffer layer is located between the Ge-containing semiconductor material and said multilayered structure.
18. The semiconductor structure of Claim 15, wherein said first and second sacrificial material layers are comprised of a different semiconductor material than said base substrate and said first and second semiconductor device layers.
19. The semiconductor structure of Claim 15, wherein said first and second sacrificial material layers are comprised of a same semiconductor material as the first and second semiconductor device layers and wherein a first protection layer is formed beneath each semiconductor device layer, and wherein a second protection layer is formed on exposed surfaces of each semiconductor device layer.
20. A semiconductor structure comprising:
a multilayered stack located on a base substrate, said multilayered stack comprising a plurality of sacrificial material layers and semiconductor device layers, wherein each semiconductor device layer within the multilayered stack is sandwiched between a lower sacrificial material having a first thickness and an upper sacrificial material layer having a second thickness, wherein said first thickness is less than the second thickness.
21. The semiconductor structure of Claim 20, wherein said base substrate comprises an III-V compound semiconductor material.
22. The semiconductor structure of Claim 20, wherein said base substrate comprises a Ge- containing semiconductor material, and wherein a semiconductor buffer layer is located between the Ge-containing semiconductor material and said multilayered structure.
23. The semiconductor structure of Claim 20, wherein each sacrificial material layer of said plurality of sacrificial material layers is comprised of a different semiconductor material than said base substrate and each semiconductor device layer of said plurality of semiconductor device layers.
24. The semiconductor structure of Claim 20, wherein each sacrificial material layer of said plurality of sacrificial material layers is comprised of a same semiconductor material as each semiconductor device layer of said plurality of semiconductor device layers and wherein a first protection layer is formed beneath each semiconductor device layer, and wherein a second protection layer is formed on exposed surfaces of each semiconductor device layer.
PCT/US2012/057206 2011-09-29 2012-09-26 Epitaxial liftoff for releasing multiple semiconductor device layers WO2013049115A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE112012003514.3T DE112012003514B4 (en) 2011-09-29 2012-09-26 Semiconductor structure with a multiplicity of sacrificial material layers and semiconductor unit layers and method for detaching several semiconductor unit layers from a base substrate
CN201280046776.6A CN104025282B (en) 2011-09-29 2012-09-26 Extension for discharging multiple semiconductor device layers is peeled off
GB1406328.3A GB2509854B (en) 2011-09-29 2012-09-26 Epitaxial liftoff for releasing multiple semiconductor device layers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/248,792 2011-09-29
US13/248,792 US8492187B2 (en) 2011-09-29 2011-09-29 High throughput epitaxial liftoff for releasing multiple semiconductor device layers from a single base substrate

Publications (1)

Publication Number Publication Date
WO2013049115A1 true WO2013049115A1 (en) 2013-04-04

Family

ID=47991748

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2012/057206 WO2013049115A1 (en) 2011-09-29 2012-09-26 Epitaxial liftoff for releasing multiple semiconductor device layers

Country Status (5)

Country Link
US (4) US8492187B2 (en)
CN (1) CN104025282B (en)
DE (1) DE112012003514B4 (en)
GB (1) GB2509854B (en)
WO (1) WO2013049115A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8492187B2 (en) * 2011-09-29 2013-07-23 International Business Machines Corporation High throughput epitaxial liftoff for releasing multiple semiconductor device layers from a single base substrate
CN104241205B (en) * 2014-09-18 2017-04-26 厦门乾照光电股份有限公司 Epitaxial structure with strippable substrate and application of epitaxial structure
US9711414B2 (en) 2014-10-21 2017-07-18 Samsung Electronics Co., Ltd. Strained stacked nanosheet FETS and/or quantum well stacked nanosheet
US10381801B1 (en) * 2018-04-26 2019-08-13 Hewlett Packard Enterprise Development Lp Device including structure over airgap
US11094578B2 (en) * 2019-05-22 2021-08-17 Nanya Technology Corporation Semiconductor structure and method for manufacturing the same
FI129855B (en) * 2019-10-08 2022-09-30 Jani Oksanen Method and structure for thin-film fabrication
WO2022047210A1 (en) * 2020-08-28 2022-03-03 Utica Leaseco, Llc Method and apparatus for epitaxial lift-off using small etchant volumes
EP3971986A1 (en) * 2020-09-18 2022-03-23 Imec VZW A method for forming a semiconductor device
CN113328009A (en) * 2021-05-28 2021-08-31 扬州乾照光电有限公司 Manufacturing method of solar cell

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5244818A (en) * 1992-04-08 1993-09-14 Georgia Tech Research Corporation Processes for lift-off of thin film materials and for the fabrication of three dimensional integrated circuits
US20090044860A1 (en) * 2007-07-03 2009-02-19 Microlink Devices, Inc. Methods for fabricating thin film iii-v compound solar cell
US20090321886A1 (en) * 2008-05-30 2009-12-31 Alta Devices, Inc. Epitaxial lift off stack having a unidirectionally shrunk handle and methods thereof
US20100147370A1 (en) * 2008-12-08 2010-06-17 Alta Devices, Inc. Multiple stack deposition for epitaxial lift off
US20100240215A1 (en) * 2009-03-19 2010-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Sacrificial Layer and Method
US20110214805A1 (en) * 2010-03-02 2011-09-08 Alta Devices, Inc. Epitaxial Lift Off Systems and Methods

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6525352B1 (en) * 2000-11-22 2003-02-25 Network Photonics, Inc. Method to reduce release time of micromachined devices
JP2005001928A (en) * 2003-06-11 2005-01-06 Fujikura Ltd Self-supporting substrate and method for producing the same
EP1605498A1 (en) * 2004-06-11 2005-12-14 S.O.I. Tec Silicon on Insulator Technologies S.A. A method of manufacturing a semiconductor wafer
EP1930486A4 (en) * 2005-08-25 2014-01-01 Tohoku Techno Arch Co Ltd Process for producing semiconductor substrate
US7362494B2 (en) * 2006-04-13 2008-04-22 Texas Instruments Incorporated Micromirror devices and methods of making the same
WO2008036837A2 (en) * 2006-09-20 2008-03-27 The Board Of Trustees Of The University Of Illinois Release strategies for making transferable semiconductor structures, devices and device components
US20080290494A1 (en) * 2007-05-21 2008-11-27 Markus Lutz Backside release and/or encapsulation of microelectromechanical structures and method of manufacturing same
US7989262B2 (en) 2008-02-22 2011-08-02 Cavendish Kinetics, Ltd. Method of sealing a cavity
KR101706915B1 (en) 2009-05-12 2017-02-15 더 보드 오브 트러스티즈 오브 더 유니버시티 오브 일리노이 Printed assemblies of ultrathin, microscale inorganic light emitting diodes for deformable and semitransparent displays
US8318528B2 (en) 2009-07-20 2012-11-27 Empire Technology Development Llc Solar array of transparent nanoantennas
US8492187B2 (en) 2011-09-29 2013-07-23 International Business Machines Corporation High throughput epitaxial liftoff for releasing multiple semiconductor device layers from a single base substrate

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5244818A (en) * 1992-04-08 1993-09-14 Georgia Tech Research Corporation Processes for lift-off of thin film materials and for the fabrication of three dimensional integrated circuits
US20090044860A1 (en) * 2007-07-03 2009-02-19 Microlink Devices, Inc. Methods for fabricating thin film iii-v compound solar cell
US20090321886A1 (en) * 2008-05-30 2009-12-31 Alta Devices, Inc. Epitaxial lift off stack having a unidirectionally shrunk handle and methods thereof
US20100147370A1 (en) * 2008-12-08 2010-06-17 Alta Devices, Inc. Multiple stack deposition for epitaxial lift off
US20100240215A1 (en) * 2009-03-19 2010-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Sacrificial Layer and Method
US20110214805A1 (en) * 2010-03-02 2011-09-08 Alta Devices, Inc. Epitaxial Lift Off Systems and Methods

Also Published As

Publication number Publication date
US8482033B2 (en) 2013-07-09
US9082689B2 (en) 2015-07-14
DE112012003514B4 (en) 2020-07-09
GB2509854B (en) 2015-09-30
US20130082356A1 (en) 2013-04-04
US20130082303A1 (en) 2013-04-04
US9082690B2 (en) 2015-07-14
CN104025282B (en) 2018-04-10
GB2509854A (en) 2014-07-16
US8492187B2 (en) 2013-07-23
US20130295750A1 (en) 2013-11-07
GB201406328D0 (en) 2014-05-21
US20130292801A1 (en) 2013-11-07
CN104025282A (en) 2014-09-03
DE112012003514T5 (en) 2014-06-26

Similar Documents

Publication Publication Date Title
US9082690B2 (en) High throughput epitaxial liftoff for releasing multiple semiconductor device layers from a single base substrate
US8796120B2 (en) High throughput epitaxial lift off for flexible electronics
US8273591B2 (en) Super lattice/quantum well nanowires
EP2333824B1 (en) Manufacture of thin SOI devices
TW201603297A (en) Non-destructive wafer recycling for epitaxial lift-off thin-film device using a superlattice epitaxial layer
US20130000707A1 (en) Multijunction Photovoltaic Cell Fabrication
JP2003536273A (en) Etch stop layer system
US20140001439A1 (en) Graded Aluminum-Gallium-Nitride and Superlattice Buffer Layer for III-V Nitride Layer on Silicon Substrate
EP1709671A1 (en) Method of forming thin sgoi wafers with high relaxation and low stacking fault defect density
TW201021124A (en) Passivation of etched semiconductor structures
US8841203B2 (en) Method for forming two device wafers from a single base substrate utilizing a controlled spalling process
TW201222732A (en) Methods for processing a semiconductor wafer, a semiconductor wafer and a semiconductor device
CN104584239A (en) Strain control for acceleration of epitaxial lift-off
CN112018025A (en) Preparation method of III-V group compound semiconductor heterojunction structure
CN101944538A (en) Semiconductor structure and manufacture method thereof
US20140084422A1 (en) Reclaimed Wafer And A Method For Reclaiming A Wafer
EP2159836B1 (en) Stiffening layers for the relaxation of strained layers
TWI384563B (en) Sealing structure of wafer backside
US7776624B2 (en) Method for improving semiconductor surfaces
JP2014067869A (en) Manufacturing method of hetero-epitaxial single crystal, manufacturing method of heterojunction solar cell, hetero-epitaxial single crystal, and heterojunction solar cell
US20230102558A1 (en) Three-color 3d dram stack and methods of making
JPS6045016A (en) Formation of functional element
Liu et al. Study on thermal oxidation of Si nanowires
Lee et al. Boron-Induced Strain Relaxation in Hydrogen-Implanted SiGe/Si Heterostructures

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12836682

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 1120120035143

Country of ref document: DE

Ref document number: 112012003514

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 1406328

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20120926

WWE Wipo information: entry into national phase

Ref document number: 1406328.3

Country of ref document: GB

122 Ep: pct application non-entry in european phase

Ref document number: 12836682

Country of ref document: EP

Kind code of ref document: A1