WO2013025083A3 - 피램에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법 - Google Patents

피램에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법 Download PDF

Info

Publication number
WO2013025083A3
WO2013025083A3 PCT/KR2012/006581 KR2012006581W WO2013025083A3 WO 2013025083 A3 WO2013025083 A3 WO 2013025083A3 KR 2012006581 W KR2012006581 W KR 2012006581W WO 2013025083 A3 WO2013025083 A3 WO 2013025083A3
Authority
WO
WIPO (PCT)
Prior art keywords
volatile memory
pram
electronic device
saving data
same
Prior art date
Application number
PCT/KR2012/006581
Other languages
English (en)
French (fr)
Other versions
WO2013025083A2 (ko
Inventor
최규상
Original Assignee
영남대학교 산학협력단
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 영남대학교 산학협력단 filed Critical 영남대학교 산학협력단
Priority to US14/239,122 priority Critical patent/US20140181362A1/en
Publication of WO2013025083A2 publication Critical patent/WO2013025083A2/ko
Publication of WO2013025083A3 publication Critical patent/WO2013025083A3/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0638—Organizing or formatting or addressing of data
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)

Abstract

본 발명은 PRAM에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법에 관한 것이다. 본 발명의 전자기기는, 데이터가 저장되는 비휘발성 메모리, 비휘발성 메모리의 주소변환 테이블이 저장된 휘발성 메모리 및 휘발성 메모리에 저장된 비휘발성 메모리의 주소변환 테이블을 참조하여 비휘발성 메모리에 데이터를 저장하는 컨트롤러를 포함한다. 이에 의해, PRAM 등 쓰기/읽기 횟수가 제한적인 비휘발성 메모리를 보다 효과적으로 운용할 수 있게 된다.
PCT/KR2012/006581 2011-08-18 2012-08-17 피램에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법 WO2013025083A2 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/239,122 US20140181362A1 (en) 2011-08-18 2012-08-17 Electronic device for storing data on pram and memory control method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020110081991A KR20130019795A (ko) 2011-08-18 2011-08-18 Ｐｒａｍ에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법
KR10-2011-0081991 2011-08-18

Publications (2)

Publication Number Publication Date
WO2013025083A2 WO2013025083A2 (ko) 2013-02-21
WO2013025083A3 true WO2013025083A3 (ko) 2013-05-30

Family

ID=47715617

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2012/006581 WO2013025083A2 (ko) 2011-08-18 2012-08-17 피램에 데이터를 저장하는 전자기기 및 그의 메모리 제어방법

Country Status (3)

Country Link
US (1) US20140181362A1 (ko)
KR (1) KR20130019795A (ko)
WO (1) WO2013025083A2 (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180083619A (ko) * 2017-01-13 2018-07-23 삼성전자주식회사 저항 변화 물질을 포함하는 메모리 장치 및 그 구동 방법
US10318175B2 (en) * 2017-03-07 2019-06-11 Samsung Electronics Co., Ltd. SSD with heterogeneous NVM types
US20210233585A1 (en) * 2020-01-29 2021-07-29 Micron Technology, Inc. Multichip memory package with internal channel

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11259370A (ja) * 1998-03-06 1999-09-24 Mitsubishi Electric Corp データ書込装置及びデータ書込方法
JP2005115561A (ja) * 2003-10-06 2005-04-28 Media Logic:Kk フラッシュｒｏｍ制御装置
KR20100055565A (ko) * 2008-11-18 2010-05-27 삼성전자주식회사 메모리 장치 및 메모리 장치의 관리 방법
KR20100057346A (ko) * 2008-11-21 2010-05-31 삼성전자주식회사 메모리 장치 및 메모리 장치의 관리 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7610462B2 (en) * 2004-09-16 2009-10-27 Wms Gaming Inc. Gaming machine with secure fault-tolerant memory
US20060294339A1 (en) * 2005-06-27 2006-12-28 Trika Sanjeev N Abstracted dynamic addressing
WO2007058617A1 (en) * 2005-11-17 2007-05-24 Chee Keng Chang A controller for non-volatile memories, and methods of operating the memory controller
JP5026102B2 (ja) * 2007-02-07 2012-09-12 株式会社日立製作所 ストレージ制御装置及びデータ管理方法
KR20120126678A (ko) * 2011-05-12 2012-11-21 삼성전자주식회사 내구성을 향상한 비휘발성 메모리 장치 및 그 동작방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11259370A (ja) * 1998-03-06 1999-09-24 Mitsubishi Electric Corp データ書込装置及びデータ書込方法
JP2005115561A (ja) * 2003-10-06 2005-04-28 Media Logic:Kk フラッシュｒｏｍ制御装置
KR20100055565A (ko) * 2008-11-18 2010-05-27 삼성전자주식회사 메모리 장치 및 메모리 장치의 관리 방법
KR20100057346A (ko) * 2008-11-21 2010-05-31 삼성전자주식회사 메모리 장치 및 메모리 장치의 관리 방법

Also Published As

Publication number Publication date
WO2013025083A2 (ko) 2013-02-21
KR20130019795A (ko) 2013-02-27
US20140181362A1 (en) 2014-06-26

Similar Documents

Publication Publication Date Title
WO2012138504A3 (en) Data deduplication
GB2485732A (en) Container marker scheme for reducing write amplification in solid state devices
EP2141792A4 (en) Power supply control device, power supply device control method, and computer-readable recording medium containing program for causing computer to execute the power supply device control method
MX2018004966A (es) Metodo de asistencia de estacionamiento y dispositivo de asistencia de estacionamiento.
WO2012121968A3 (en) Logical address translation
WO2010141058A3 (en) Object oriented memory in solid state devices
WO2014039322A3 (en) Techniques for recovering a virtual machine
TW201614479A (en) Non-volatile memory device and control method for controller
EP3055863A4 (en) Data processor with memory controller for high reliability operation and method
GB2463218A (en) Extremum seeking control with reset control
GB201313157D0 (en) Method, device and computer program for encapsulating partitioned timed media data using sub-track feature
WO2012122381A3 (en) Power-management for integrated circuits
WO2014105705A3 (en) Flash memory using virtual physical addresses
WO2010036819A3 (en) System and method of providing multiple virtual machines with shared access to non-volatile solid-state memory using rdma
EP2710544A4 (en) CONVERTING DATA FOR THE PRESENTATION OF AN INSURANCE DECISION
EP3015961A4 (en) Information processing device, control method, program, and storage medium
EP2421149A4 (en) Power circuit, and computer-readable recording medium containing a control program for power circuits
IN2015DN02935A (ko)
IN2014CN02914A (ko)
IN2013CH05362A (ko)
WO2015020900A3 (en) Method and device for error correcting code (ecc) error handling
WO2014106524A3 (de) Materialien für elektronische vorrichtungen
HK1203240A1 (en) Memory controller, data storage device and memory control method
GB2481955A (en) Storage device erase command having a control field controllable by a requestor device
WO2011163022A3 (en) Memory write operation methods and circuits

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12824635

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 14239122

Country of ref document: US

122 Ep: pct application non-entry in european phase

Ref document number: 12824635

Country of ref document: EP

Kind code of ref document: A2