WO2011071324A2 - Procédé de codage d'un objet informationnel et codeur l'utilisant - Google Patents

Procédé de codage d'un objet informationnel et codeur l'utilisant Download PDF

Info

Publication number
WO2011071324A2
WO2011071324A2 PCT/KR2010/008816 KR2010008816W WO2011071324A2 WO 2011071324 A2 WO2011071324 A2 WO 2011071324A2 KR 2010008816 W KR2010008816 W KR 2010008816W WO 2011071324 A2 WO2011071324 A2 WO 2011071324A2
Authority
WO
WIPO (PCT)
Prior art keywords
sampling set
bits
buffer
information object
encoder
Prior art date
Application number
PCT/KR2010/008816
Other languages
English (en)
Other versions
WO2011071324A3 (fr
Inventor
Hee-Won Jung
Jun-Ho Koh
Sang-Mook Lee
Gi-Sang Lee
Sergey Zhidkov
Original Assignee
Samsung Electronics Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co., Ltd. filed Critical Samsung Electronics Co., Ltd.
Priority to CN201080056017.9A priority Critical patent/CN102770911B/zh
Priority to EP10836219.5A priority patent/EP2510516B1/fr
Priority to JP2012541960A priority patent/JP5443616B2/ja
Publication of WO2011071324A2 publication Critical patent/WO2011071324A2/fr
Publication of WO2011071324A3 publication Critical patent/WO2011071324A3/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/007—Unequal error protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0072—Error control for data other than payload data, e.g. control data
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0086—Unequal error protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0059—Convolutional codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/08—Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system

Definitions

  • the present invention relates generally to data encoding and transmission technology, and is applicable to wireless communication systems and apparatuses, specifically, short-range acoustic-based communication systems and apparatuses.
  • FIG. 1 illustrates object transmission in a conventional bidirectional communication system employing an Automatic Repeat Request (ARQ) scheme.
  • ARQ Automatic Repeat Request
  • a transmitter 1 decomposes an information object such as a file or a message, into data packets and encodes each decomposed packet, typically by using a certain type of Forward Error Correction (FEC) coding.
  • the packets encoded by the transmitter 1 are then modulated, and packetized information is transmitted to a receiver 2 over a communication channel (for example, acoustic channel).
  • a communication channel for example, acoustic channel.
  • the conventional communication system may use an ARQ protocol.
  • the receiver 2 transmits an acknowledgement message to the transmitter 1 in order to indicate that it has correctly received a data packet. If a packet has not been correctly received, then the receiver 2 may transmit a retransmission request message to the transmitter 1.
  • the transmitter 1 may attempt retransmission if there has been no acknowledgement from the receiver 1 within a specified time-out.
  • Modern variants of the ARQ protocol include ARQ with Chase combining and ARQ with incremental redundancy, which do not need to discard unsuccessfully received packets, but instead, request complimentary packets and attempt to combine several unsuccessfully received packets in the receiver 2. See, for example G. Caire and D. Tuninetti, The Throughput of Hybrid-ARQ protocols for the Gaussian collision channel, IEEE Trans. on Inform. Theory, Vol. 47, No. 5 , pp. 1971 -1988, July 2001.
  • the transmitter may have no capability to capture acoustical signals (for example, no microphone present), or the receiver may have no sound emitting capability, and others.
  • alternative schemes should be used that do not rely on the presence of a feedback communication path. Specifically, two types of schemes may be used. The first scheme is known as “broadcast carousel”.
  • FIG. 2 illustrates object transmission in a conventional unidirectional communication system employing a broadcast carousel scheme.
  • the packets of the original message are cyclically repeated in a loop (indefinitely) by means of transmission from a transmitter 3, and each packet has its unique identifier (number).
  • a cyclic packet stream transmitted from the transmitter 3 to a receiver 4 includes a series of packets, such as “..., packet 1, packet 2, packet 3, packet 1, packet 2, packet 3, packet 1, packet 2, ...”.
  • the receiver can collect all packets within a single loop regardless of the time of initial acquisition. If errors are introduced into the channel, then the receiver may still collect all data, but usually has to wait several “carousel” loops. As channel conditions gets worse, the broadcast carousel becomes less and less efficient. This is because in this scheme, if the receiver misses identical packets on consecutive carousel cycles, then it has to wait the full cycle for the next opportunity.
  • FIG. 3 illustrates object transmission in a conventional communication system employing digital fountain codes.
  • a transmitter 5 transmits a long series of unique packets generated by digital fountain codes, such as Reed-Solomon code, LT codes, or Raptor codes.
  • digital fountain codes such as Reed-Solomon code, LT codes, or Raptor codes.
  • ARQ schemes and their variants require a feedback channel that may not be available in some applications or may be too complex to implement;
  • a broadcast carousel is not effective in channels in to which packet errors are frequently introduced; and
  • LT codes or Raptor codes are almost optimal in channels with packet losses (such as Internet communication or satellite broadcasting), but may be ineffective in channels with an unpredictable signal-to-noise ratio, such as acoustic communication between mobile devices.
  • an improved transmission scheme should allow for “soft” information about each transmitted bit or data symbol, rather than rely on packet erasures provided by an inner code or packet Cyclic Redundancy Check (CRC) scheme (as is usually the case for Raptor or LT codes).
  • CRC Cyclic Redundancy Check
  • the system should provide close-to-optimum utilization of channel capacity in a wide range of signal-to-noise ratios and channel conditions.
  • the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an aspect of the present invention provides an information object transmission scheme which permits reliable transmission of information objects in a unidirectional communication system (that is, without a feedback channel and an ARQ mechanism). Another objective of the present invention is to provide close-to-optimum channel utilization in a wide range of channel conditions by being effective in noisy channels with an unpredictable signal-to-noise ratio.
  • a method for encoding an information object in a communication system including storing the information object in a buffer; generating a sampling set including bits randomly selected from the buffer and bits regularly selected from the buffer; generating control channel data including a sampling set number of the sampling set and size information for the information object; and modulating the sampling set and the control channel data.
  • an encoder including a precoder for encoding the information object and storing the encoded information object in a precoder buffer; a sample number/address generator for generating a sampling set number and addresses of the precoder buffer, corresponding to bits randomly selected from a sampling set and bits selected according to a predetermined rule from the sampling set; a multiplexer for selecting the bit of the precoder buffer, corresponding to the address generated by the sample number/address generator; a sampling set buffer for storing the sampling set output from the multiplexer; a control packet generator for generating control channel data including information on the sampling set number generated by the sample number/address generator; a packet assembler for assembling the sampling set stored in the sampling set buffer with the control channel data generated by the control channel generator; and a modulator for modulating a packet output from the packet assembler in a predefined scheme.
  • FIG. 1 is a block diagram illustrating object transmission in a conventional bidirectional communication system with an ARQ scheme
  • FIG. 2 is a block diagram illustrating object transmission in a conventional unidirectional communication system with a broadcast carousel scheme
  • FIG. 3 is a block diagram illustrating object transmission in a conventional unidirectional communication system employing digital fountain codes
  • FIG. 4 is a block diagram for explaining an object transmission principle in a unidirectional communication scheme according to an embodiment of the present invention
  • FIG. 5 is a block diagram illustrating a detailed structure of a transmitter according to an embodiment of the present invention.
  • FIG. 6 is a block diagram illustrating a sampling set selection method according to a comparative embodiment of the present invention.
  • FIG. 7 is a block diagram illustrating detailed structures of an address generator and a multiplexer according to an embodiment of the present invention.
  • FIG. 8 is a flowchart illustrating a parameter selection procedure for a regular sampling address generator according to an embodiment of the present invention
  • FIG. 10 is a block diagram illustrating a detailed structure of a receiver according to an embodiment of the present invention.
  • FIG. 13 is a graph comparing performances of two sampling selection methods (random and inventive).
  • FIG. 4 illustrates an object transmission principle in a unidirectional communication system according to an embodiment of the present invention.
  • control channel In the present system, data (that is, information object) is arranged into two logically separate channels (called a “control channel” and a “main channel”).
  • the control channel occupies a small portion in an available bandwidth and therefore introduces only small overhead. The largest portion of the available bandwidth is allocated to the main channel.
  • the control channel carries dynamic information that is needed to enable data reconstruction in the main channel.
  • the data is also transmitted using packets.
  • all the packets are not uniform.
  • Each packet contains main channel data and control channel data, and the data in these two channels may have different error protection mechanisms and different physical modulation formats.
  • a transmitter 7 transmits a set of bits generated by sampling from a precoder buffer (that is, sampling set) to a receiver 8 over the main channel, and further transmits an object size and a sampling set number (SSN), encoded with a robust FEC code, to the receiver 8 over the control channel.
  • the receiver 8 receives the packets and then repeatedly performs a decoding procedure.
  • the control channel carries information that enables decoding in the main channel.
  • the main channel data must include at least the length of information object transmitted over the main channel and the current SSN.
  • the SSN is a unique identifier that informs the receiver 8 of data arrangement in the main channel.
  • Information in the control channel is encoded with a typical error correction code with very high redundancy, so that it can be received in very harsh noise conditions.
  • an encoding computation includes two main steps. Firstly, the original message is repeated several times and interleaved, and then the resulting sequence is encoded using a convolutional code with a rate of 1/(R+1). That is, for each original bit of the information object, there are R parity bits generated by a convolutional encoder. All the encoded bits are stored in a precoder buffer. Secondly, at each packet generation interval, an address generator selects a predefined set of bits from the precoder buffer, and transmits these bits along with the control channel data.
  • the optimal packet size is chosen based on two considerations: on one hand, since the amount of data transferred over the main channel must be considerably larger than the data volume in the control channel, as mentioned above, the high redundancy of a code in the control channel has no substantially effect on the cumulative effectiveness of a transmission system; on the other hand, in many applications, a period of time of packet transmission must be relatively short (for example, 1 second) because an excessively long packet may result in an undesirable delay during reception of objects, especially for small objects. Accordingly, there must be a trade-off that depends on a specific application.
  • a data packet is modulated in a packet assembly unit through one or several types of modulation (such as BPSK, QPSK, n-QAM), along with addition of special pilot symbols for simplifying channel estimation and equalization in a receiving apparatus.
  • modulation such as BPSK, QPSK, n-QAM
  • broadband modulation using one or multiple carriers may be used (for example, OFDM, CDMA etc.).
  • the invention can be used jointly with the acoustic communication system for object transmission described in RU2009119776 and U.S. Publ. 2010-0290484 A1 entitled "Encoder, Decoder, Encoding Method, And Decoding Method" filed with the US Patent and Trademark Office on May 18, 2010 and assigned Serial No. 12/782,520, the contents of each of which are incorporated herein by reference.
  • FIG. 5 illustrates a detailed structure of a transmitter according to an embodiment of the present invention.
  • an input and an output corresponds to the input and the output of a corresponding device respectively, and the output of a first device is coupled to the input of a second device is in effect the same as the output of a first device being the input of a second device.
  • the transmitter 7 includes an encoder 101, and the encoder 101 collects information through its first input (In1) and second input (In2).
  • a digital-to-analog converter (DAC) 102 and a loudspeaker 103 are successively connected to the output of the encoder 101.
  • the encoder 101 may include an additional input (AddIn) connected to a microphone M1 of the transmitter 7 through an analog-to-digital converter (ADC) 104 of the transmitter 7.
  • ADC analog-to-digital converter
  • the encoder 101 includes a precoder 10 for encoding an input information object according to a predefined encoding scheme and storing the encoded information object in a precoder buffer 109, a sample number/address generator 12 for generating the sampling set number of each sampling set and an address that is an address of the precoder buffer 109, corresponding to each bit of each sampling set, a multiplexer 110 for selecting a bit of the precoder buffer, corresponding to the address generated by the sample number/address generator 12, a sampling set buffer 111 for storing bits of each sampling set output from the multiplexer 110, a control packet generator 14 for generating a control packet (that is, control channel data) including information on the sampling set number generated by the sample number/address generator 12, a packet assembler 112 for assembling the sampling set stored in the sampling set buffer 111 with the control packet generated by the control packet generator 14, and a modulator 16 for modulating a packet output from the packet assembler 112 into a sound signal according to a pre
  • the encoder 101 may further include a spectrum calculator 18 for receiving information on an external sound communication channel and calculating a sound spectrum of the received sound communication channel, and the modulator 16 may further include a constituent component for compensating for the spectrum of a sound signal based on information provided from the spectrum calculator 18.
  • the sample number/address generator 12 may include a sampling set number generator 115 and an address generator 116
  • the control packet generator 14 may include a control data packer 113 and a control data encoder 114
  • the modulator 16 may include a spectrum generator 117, a modulator 118, and a synchronization sequence inserter 119
  • the spectrum calculator 18 may include a channel analyzer 120 and a spectrum calculator 121.
  • the precoder 10 includes constituent components successively connected and forming the precoder 10.
  • Such constituent components include a container packer 106, a repeater/interleaver (or repeating/interleaving unit) 107, a convolution encoder 108, and a precoder buffer 109.
  • Inputs of the container packer 106 correspond to the first input (In1) and the second input (In2) for each precoder 10, the encoder 101, and the transmitter 7.
  • Outputs of the precoder buffer 109 correspond to outputs of the precoder 10, and are coupled one-to-one to inputs of multiplexer 110.
  • the output of the multiplexer 110 is connected to the first input (In1) of packet assembler 112 via the sampling set buffer 111. In this way, a preparation channel (main channel) for encoder main data is formed.
  • the second input (In2) of the encoder 101 is connected to the first input (In1) of the control data packer 113 and is further connected to the second input (In2) of the packet assembler 114 via the control data encoder 114.
  • a preparation channel (control channel) for encoder control data is formed.
  • the output of the sampling set number generator 115 is coupled to the second input (In2) of the control data packer 113, as well as to the multiplexer 110 via the encoder address generator 116, which is also connected to the second input (In2) of the encoder 101.
  • the second input (In2) of the encoder 101 is coupled to the additional input of the repeater/interleaver 107.
  • the output of the packet assembler 112 is coupled to the output (Out) of the encoder 101 via the sequentially connected spectrum generator 117, modulator 118, and synchronization sequence inserter 119.
  • the Additional Input (AddIn) of the encoder 101 is connected to the additional input of the spectrum generator 117 via the successively connected channel analyzer 120 and spectrum calculator 121 so as to calculate the optimal amplitude spectrum of a transmission signal.
  • the other additional inputs of the encoder 101 and/or the transmitter 7 may be used.
  • a start input for informing to specific encoder components of the necessity to transfer input data, as well as an input of an alternative communication channel for commanding the encoder 101 to terminate input data transfer.
  • the circuitry of the transmitter 7 is configured to enable power supply to all circuit components.
  • the transmitting side of the system according to the present invention functions as follows.
  • the transmitter 7 is switched on when the encoder 101, the digital-to-analog converter 102, the analog-to-digital converter 104, the loudspeaker 103, and the microphone 105 are energized and in a standby mode.
  • an information object (IO; file, message, and the like) is input into the first input (In1) of the transmitter 7, and data on the size of the IO is input into the address generator 116 and the control data packer 113 through the second input (In2) of the transmitter 7.
  • the IO is packed into a standard container.
  • a header label is added to the IO, and a byte for integrity checking (for example, check sum, CRC, Hash-code, etc.) is set.
  • the container may be encoded by means of an error-correcting code (for example, a Reed-Solomon code).
  • an error-correcting code for example, a Reed-Solomon code.
  • the container from the container packer 106 and the size information of the IO from the container packer 106 or the second input (In2) of the encoder 101 are conveyed to the repeater/interleaver 107, where the data bits of the container are repeated and mixed a given number of times. Pseudorandom function of such rearrangement depends on the size of the IO.
  • convolution code encoding is carried out in the convolution encoder 108. It is known that formation of encoded bits in this manner (that is, repeating and interleaving followed by convolution encoding) achieves a high noise-immunity of the code in the case of iterative decoding on the receiving side.
  • the IO (data block for transmission) encoded in this manner is not directly transmitted to the modulator and over the communication channel. The encoded IO is transferred to the precoder buffer 109 from the convolution encoder 108.
  • the data block for transmission is stored in the precoder buffer 109 for the main stage of encoding.
  • the preliminary stage is carried out only once before the start of transfer over the communication channel (in this embodiment, acoustic channel), and thus the content of the precoder buffer 109 remains unchanged, even when additional adjustment of the transmission properties according to the variable communication channel is needed.
  • precoder 10 in other embodiments of the above-suggested technical implementations may be formed by any known method.
  • An error-correcting code with arbitrary redundancy may be used.
  • the basic (main) stage of encoding is carried out.
  • the sampling set number generator 115 is started by any known method (namely, by a start input or a command from the repeater/interleaver 107).
  • the address generator 116 controls how bits are sampled from the precoder buffer 109.
  • the precoder buffer 109 shall typically contain original (systematic) data and some additional parity data.
  • a bit selection procedure may be purely random, but system performance may be somewhat worse than the optimal performance. This is because, when bit positions are selected in a purely random way, some of bits may be repeated in consecutive packets or even in the same packet several times while some of the bits may not be represented in the sampling set buffer 111 for a prolonged period of time.
  • FIG. 6 illustrates a sampling set selection method according to a comparative embodiment of the present invention.
  • a simple pseudo-random function such as a linear congruential generator (LCG)
  • LCG linear congruential generator
  • the address generator 116a has one desirable property.
  • the address generator 116a generates pseudorandom numbers in cycles, and the full-cycle address generator 116a does not repeat the generated numbers within cycles. If such an address generator 116a is used in the system of the present invention, the sampling set buffer 111 that receives a sampling set through a multiplexer 110a shall not contain bit repetitions (if the sampling set buffer 111 is smaller than the encoded buffer).
  • FIG. 7 illustrates detailed structures of an address generator and a multiplexer according to an embodiment of the present invention.
  • the address generator 116 includes multiple random address generators (RaAGs) 1161, that is, (R+1) random address generators RaAG0 to RaAGR, for outputting random values in order to select random bits respectively, and multiple regular address generators (ReAGs) 1162, that is, (R+1) regular address generators ReAG0 to ReAGR, for outputting regular values according to a predefined rule in order to select regular bits respectively.
  • RaAGs random address generators
  • ReAGs regular address generators
  • the multiplexer 110 includes multiple first multiplexers (MUX 1 ) 1101 connected one-to-one to the multiple RaAGs 1161, that is, (R+1) first multiplexers MUX 1 0 to MUX 1 R, multiple second multiplexers (MUX 2 ) 1102 connected one-to-one to the multiple ReAGs 1162, that is, (R+1) second multiplexers MUX 2 0 to MUX 2 R, multiple switches (SWs) 1104 connected to the corresponding RaAGs 1161 and ReAGs 1162 respectively, that is, (R+1) switches SW0 to SWR, and a third multiplexer (MUX 3 ) 1103 connected to the multiple SWs 1104.
  • MUX 1 multiplexers
  • Each of the multiple RaAGs 1161 and the multiple ReAGs 1162 receives a common sampling set number from the sampling set number generator 115.
  • a pair of the RaAG 1161 and the ReAG 1162 corresponds to the original data segment or the corresponding parity data segment of the precoder buffer 109.
  • the pair of the RaAG 1161 and the ReAG 1162 is connected to the corresponding SW 1104.
  • outputs of the RaAG 1161 and the ReAG 1162 are coupled to the first and second inputs of the SW 1104 respectively, and the output of the SW 1104 is coupled to the corresponding input of the third multiplexer 1103.
  • a sampling set selection method according to the present invention is suitable for an information object of arbitrary length.
  • a set of bits selected from precoder buffer 109 must satisfy two somewhat contradictory conditions: on one hand, it should have basic "random" properties, yet it should generate minimum possible repetitions in a single sampling set, as well as in several consecutive sampling sets. To achieve this goal, in the present invention, the following procedure is performed.
  • the precoder buffer 109 is divided into (R+1) segments, where bits numbered from 0 to N-1 represent original data bits, bits numbered from N to 2N-1 represent first parity bits, bits numbered from 2N to 3N-1 represent second parity bits, and so on.
  • two groups of bits are selected from each segment of the precoder buffer 109: a regular group and a random group.
  • the random group shall be selected in a purely random way by using the suitable random generator 1161 with good statistical properties.
  • the regular group shall be selected by a well-structured algorithm as will be described below in detail.
  • K 0 The number of bits selected from the original segment of data
  • K i the number of bits selected from the i-th parity segment
  • a set of bits selected from the original segment consists of K 0 (reg) regularly selected bits and K 0 (rand) randomly selected bits.
  • a set of bits selected from the i-th parity segment consists of K i (reg) regularly selected bits and K i (rand) randomly selected bits.
  • the total number of bits stored in precoder buffer 109, (R+1)N, is usually much larger than the number of bits in a sampling set, K.
  • Selection of a random group of bits from each data segment may be performed using random address generators 1161 that produce pseudorandom numbers in the range from 0 to N-1, where N is the size of each segment (or length of original data).
  • N is the size of each segment (or length of original data).
  • K 0 (rand) random bits from the original data segment the output of the random address generator 1161 shall be directly used as a bit address.
  • an address may be generated as represented by Math Figure 2:
  • the regular address generator 1162 may produce the bit selection index according to Math Figure 3:
  • the same procedure shall be used to select K i (reg) regular bits from parity data segments.
  • the regular address generator 1162 shall produce a bit selection index according to Math Figure 5:
  • a i and P i are parameters similar to A 0 and P 0 .
  • a i and P i for each segment (original and parity) should be different.
  • a i coefficients may be preselected and fixed for any values of N.
  • P i coefficients may be selected using the same approach as P 0 , but searching for relatively prime number P 1 may be initiated from the first prime number larger than P 0 in order to get dissimilar values for P i . Similarly, searching for relatively prime number P 2 may be initiated from the first prime number larger than P 1 , and so on.
  • the parameters P 0 , P 1 , ..., P R , and A 0 , A 1 , ..., A R may be dynamically modified after generation of a certain number of sampling sets.
  • Several sets of parameters A 0 , A 1 , ..., A R may be predefined and stored in a ROM table whereas parameters P 0 , P 1 , ..., P R may be reselected using the algorithm described above, that is, choosing a number from the table of prime numbers and checking if the number is relatively prime to N, but in each selection case, the rearranged (permuted) prime number table may be used. This method prevents the transmitter 7 from selecting substantially the same set of regular group of bits more than once.
  • FIG. 8 illustrates a parameter selection procedure for a regular sampling address generator according to an embodiment of the present invention.
  • Step S110 prime numbers (primes[]) in a table of prime numbers are rearranged (permuted) according to inputting of a sampling set number.
  • Step S120 the parameters i and m are initialized to 0.
  • Step S130 the i-th prime number primes[i] is set to a candidate value P candidate .
  • Step S140 the remainder value of division of N by the candidate value P candidate is set as a remainder value rem.
  • Step S150 whether or not the remainder value rem is 0 is determined. When the reminder value rem is 0, the parameter i is increased by 1 in Step S160, and the procedure returns to Step S130. When the remainder value rem is not 0, the parameter P m is set to P candidate .
  • Step S170 In Step S170.
  • Step S180 whether or not the parameter m is equal to R is determined.
  • the parameters i and m are increased by 1 respectively in Step S190, and the procedure returns to Step S130.
  • the parameter selection procedure is ended.
  • a sampling bit set from the sampling set buffer 111 is conveyed to the first input of the packet assembler 112, without application of additional error-correcting coding.
  • preparation for information object transfer is finalized in a so called "main channel”.
  • control data packer 113 When object size information is input from the second input (In2) to the first input of the control data packer 113, a sampling set number input from the sampling set number generator 115 to the second input of the control data packer 113 initializes an operation of the control data packer 113.
  • the control data packer 113 assembles control data containing a container size and/or object size, a sampling set number, and other subsidiary information (in consideration of the operation of the control data packer).
  • control data In the control data encoder 114, control data is encoded with an error-correcting code, and a specific check symbols are added for checking the control packet integrity (for example, its check sum, CRC, etc.).
  • a control packet generated in the control data encoder 114 is conveyed to the second input of the packet assembler 112.
  • a control packet corresponding thereto is formed in the "control channel”.
  • control channel contains only a small amount of information compared to the information volume in the main channel, by reason of which cumulative redundancy conditioned by the control channel presence is comparatively small.
  • the main channel and the control channel may have different security mechanisms and different physical formats.
  • the control channel carries information, which enables decoding of the main channel and includes the length of an information object transmitted over the main channel and a current sampling set number.
  • the sampling set number servers as a unique identifier for notifying the receiver 8 of the data arrangement of the main channel.
  • Control packet bits and sample bits form an optimal size data packet.
  • the optimal packet size is chosen based on two considerations: on one hand, since the amount of data transferred over the main channel must be considerably larger than the data volume in the control channel, as mentioned above, the high redundancy of a code in the control channel has no substantial effect on the cumulative effectiveness of a transmission system; on the other hand, in many applications, a period of time of packet transmission must be relatively short (for example, 1 second) because an excessively long packet may result in an undesirable delay during reception of objects, especially for small objects. Accordingly, there must be a trade-off that depends on a specific application.
  • the data packet is modulated in a packet assembler 112 through one or several types of modulation (such as BPSK, QPSK, n-QAM), along with addition of special pilot symbols for simplifying channel estimation and equalization in the receiver 8.
  • modulation such as BPSK, QPSK, n-QAM
  • broadband modulation using one or multiple carriers may be used (for example, OFDM, CDMA etc.).
  • a tone spectrum is corrected in the spectrum generator 117 prior to transmission to the modulator 118.
  • a filter may be used to implement such capability. Spectrum correction may be performed adaptively.
  • the transmitter 7 includes the microphone (M1) 105 and the Analog-to-Digital Converter (ADC1) 104.
  • Audible tones, conveyed from the microphone (M1) 105 through the analog-to-digital converter (ADC1) 104, are analyzed in a given cycle in the channel analyzer 120.
  • the level and spectral composition of the acoustic noise in the communication channel are evaluated.
  • the acoustic noise includes all audible tones (speech, music, audible tone of notification, etc.), with exception of signals emitted by the transmitter 7 itself.
  • the optimal signal spectrum is calculated, by which the power of the signal is provided at the maximum level without a change in acoustic perceptibility.
  • FIG. 9 illustrates distribution examples of a transmission signal amplitude spectrum: (a) in the case of a uniform acoustic noise spectrum; and (b) in the presence of narrowband-focused acoustic noise.
  • frequency concealment effect is applied, as illustrated in FIG. 9 where preferable signal spectrums are designated by the solid line in the communication channels with acoustic noise (designated by a dotted line).
  • a distribution of the amplitude spectrum is inversely proportional to the average sensitivity of the human ear to the noise signal (for example, such sensitivity characteristic is determined in the standard ITU-R 468).
  • Data estimated from the spectrum calculator 112 is transferred to the spectrum generator 117, in which the spectrum correction of a signal is carried out according to the variable communication channel for each data packet, which still further increases the possibility of error-free data reception by the receiver 8 (and thus increases transmission speed as well), and leaves a transmitted signal barely noticeable to the user.
  • the corrected symbols are modulated, thus obtaining signal information.
  • the synchronization sequence inserter 119 synchronous signals are added in the time domain to the data signal for simplification of the synchronization and channel alignment procedure in the receiver.
  • the transmission signal obtained in this way is conveyed to the communication channel via to the digital-to-analog converter 102 and the loudspeaker 103.
  • FIG. 10 illustrates a detailed structure of a receiver according to an embodiment of the present invention.
  • a signal is first modulated, and then channel distortions may be compensated for in a channel equalizer.
  • a demodulator 205 creates "soft" bit decisions for the main and control channels.
  • the soft bit decisions for the control channel is conveyed to a channel decoder 211.
  • information on the object container size and the current SSN is delivered to an address generator 212 corresponding to the address generator 116 on the side of the transmitter 7.
  • the soft bit decisions corresponding to the main channel are demultiplexed by a second demultiplexer (DeMux 2) 208 according to address information generated by the address generator 212. Then, soft decisions for each received sampling set bit are gradually accumulated in an accumulator 209a (each accumulator 209a of a summator 209 corresponds to 1 bit within the precoder buffer 109). Subsequently, the accumulated soft decisions are stored in a storage buffer 210.
  • the decoding procedure is stared in an iterative decoder 213 immediately after a specific minimum number of soft decisions are delivered to the storage buffer 210. After a decoding attempt, the receiver 8 shall check the integrity of the decoded object, and the decoding procedure shall be terminated if the integrity check is successful. If the integrity check is unsuccessful, then the decoder 201 shall wait for arrival of the next packet having the next sampling set, and then attempts decoding again. The decoder 201 shall continue to perform this procedure until the object is accurately decoded in the end.
  • the receiver 8 includes a decoder 201, and the input (In) of the decoder 201 is connected to a microphone (M2) 203 of the receiver 8 via an analog-to-digital converter (ADC2) 202 of the receiver 8.
  • ADC2 analog-to-digital converter
  • the decoder 201 includes a demodulator 20 for demodulating an input sound signal according to a predefined modulation scheme, a first demultiplexer (DeMux1) 207 for deciding a soft value of each reception bit output from the demodulator 20 and separating sampling set bits from control packet bits containing information on a corresponding sampling set, an address generator 22 for generating an address corresponding to each bit of the corresponding sampling set, a second demultiplexer (DeMux2) 208 for receiving the soft decision of the sample bits and demultiplexing and outputting the soft decision according to the address information generated by the address generator module 22, a summator 209 for summating the soft decision for each output of the second demultiplexer 208, a storage buffer 210 for storing the summated soft decisions from the summator 209, and a decoder 24 for decoding sampling sets stored in the storage buffer 210.
  • a demodulator 20 for demodulating an input sound signal according to a predefined modulation scheme
  • the demodulator 20 may include a synchronizer 204, a demodulator 205, and a channel estimator 206
  • the address generator 22 may include a control channel decoder 211 and an address generator 212
  • the decoder 24 may include an iterative decoder 213, a data integrity checker 214, and a container unpacker/object reconstructer 215.
  • the synchronizer 204 the demodulator 205, the channel estimator 206, and the first demultiplexer are successively connected to each other.
  • the first output (Out1) of the first demultiplexer 207 is coupled to the first input (Input1) of the second demultiplexer 208, and outputs of the second demultiplexer 208 are coupled to the corresponding inputs of the storage buffer (SB) 210 through the respective summators ( ⁇ ) 209.
  • the number of the accumulators 209a constituting the summator 209 corresponds to the number of bits in the precoder buffer 109 of the encoder 101 illustrated in FIG. 5.
  • the second output (Out2) of the first demultiplexer 207 is connected to the control channel decoder 211, the first and the second outputs of the control channel decoder 211 are coupled to the respective inputs of the address generator 212, and the output of the address generator 212 is coupled to the second input (In2) of the second demultiplexer 208.
  • the storage buffer 210 is connected to the output of the decoder 201, which is the data output (Out) of the receiver 8, through the successively connected iterative decoder 213, the data integrity checker 214, and the unpacker/reconstructer 215.
  • the additional output of the data integrity checker 214 is coupled to the additional input of the iterative decoder 213, and is the additional output (AddOut) of the receiver 8 as well.
  • the receiver 8 circuitry is configured to enable power supply to all the respective circuit components, and may have such a power supplier.
  • the receiving side of the system including the receiver 8, operates in the following manner:
  • the receiver 8 is switched on when the decoder 201, the analog-to-digital converter (ADC2) 202, and the microphone (M2) 203 are energized and are in a standby mode.
  • ADC2 analog-to-digital converter
  • M2 microphone
  • a signal from the communication channel through the microphone (M2) 203 is conveyed to the analog-to-digital converter (ADC2) 202, where the signal is digitized and transferred to the input of the decoder 201.
  • ADC2 analog-to-digital converter
  • synchronizer 204 after detection of the transmission signal by a synchronous signal, the boundaries of the signal are restored, a sampling frequency is correctively adjusted, and an incoming signal is received. Subsequently, the received signal is conveyed to the demodulator 205 with one or multiple carriers, which is implemented in correspondence with the modulator 118, based on a filter bank or fast Fourier transformation.
  • the channel estimator 206 the communication channel and the noise components is evaluated using pilot symbols, and a distortion spectrum is evaluated adaptively.
  • the first demultiplexer 207 "soft" values of the received bits are determined, and sample bits for the "main" channel and control packet bits for the "control" channel are separated.
  • the "soft" decisions of the control packet are conveyed to the control channel decoder 211, designed in compliance with the control data encoder 114 illustrated in FIG. 5.
  • container size data through the first output of the control channel decoder 211 and a sampling set number through the second output of the control channel decoder 211 are transferred to the respective inputs of the address generator 212 that is analogous to the address generator 116 of the transmitter 7.
  • bit addresses are generated in the address generator 212, corresponding to the addresses of the precoder buffer 109 of the transmitter 7.
  • the "soft" decisions, corresponding to the sample bits, are demultiplexed by the second demultiplexer 208 in accordance with address information generated by the address generator 212. Subsequently, the "soft" decisions in each received sample bit are gradually accumulated in the corresponding summator 209 (each accumulator 209a corresponds to one bit in the precoder buffer 109). Thus, the accumulated "soft" decisions after a certain number of received sample bits are stored in the storage buffer 210.
  • decoding may be started in the iterative decoder 213, even when a part of the accumulators in the summator 209 is not filled.
  • the code properties during the iterative decoding will be equivalent to similar punctured code properties, that is, will be close to optimal.
  • the data integrity checker 214 requests the iterative decoder for corresponding iteration (rigid decisions), and then checks integrity of the received data package by using rigid decisions provided by the encoder.
  • the received data package is transferred to the unpacker/reconstructer 215, where it is unpacked for the container extraction and the information object restoration.
  • an iteration termination command is generated in the data integrity checker 214 and conveyed to the iterative decoder 213.
  • the information object is transferred to the user device, in the upper processing layer, through the output of the receiver.
  • a reception acknowledgement signal is issued using the additional output (Addout) of the receiver over an auxiliary (backward) communication channel (for example, a radio channel, acoustic channel, or visual channel) of the receiver.
  • auxiliary (backward) communication channel for example, a radio channel, acoustic channel, or visual channel
  • Additional data decoding from the storage buffer 210 is carried out with a defined periodicity, provided that during the complete decoding cycle (for example, determined by the several tens of iterations), the data package was not restored and a new sampling set has arrived through the first demultiplexer 207 (that is, the storage buffer content is renewed).
  • the decoding procedure is repeatedly started using the new data from the storage buffer 210. Such a repeated decoding procedure is performed until the decoder 201 is capable of error-free restoring of the data package transmitted from the precoder buffer 109.
  • the received sampling sets represent all the bits of the original data segment and the parity segments without omissions and with small number of repetitions. In contrast, if each sampling set would be selected in a purely random way, the number of omissions and repetitions would be relatively much higher.
  • the receiver After receiving 10 consecutive packets, more than 80% of all data bits shall be transmitted only once, with small number of omissions ( ⁇ 8%), and small number of repetitions ( ⁇ 8%).
  • the receiver can quickly decode an object as long as it successfully receives several consecutive data packets (sampling sets).
  • the number of consecutive packets required for successful object decoding depends on a signal-to-noise ratio in the communication channel. It should be noted that, when the receiver collects several non-consecutive packets, the receiver may require more packets to achieve successful decoding. Nonetheless, due to presence of the random address generator and due to periodic modification of the parameter P i of the regular address generator, at least, the performance shall not be worse than in case of purely random address generator.
  • FIG. 13 compares performances of two sampling selection methods (random and inventive).
  • FIG. 13 illustrates comparison between two methods of sampling set generation, that is, a purely random method, and a method using the present invention (it should be noted that all other system parameters are exactly the same for both systems).
  • SNR ⁇ 0-5 dB signal-to-noise ratios
  • SNR > 20dB high signal-to-noise ratios
  • the method to select sampling set bits in a unidirectional communication system described herein may be implemented in two ways:
  • the bit selection logic can be implemented by modifying address generator in FIG. 6 in accordance with Math Figures 1 to 6.
  • the address generator shall consecutively produce the indexes of all K 0 (rand) random bits from the original data segment, the indexes of all K 0 (reg) regular bits from the original data segment, the indexes of all K 1 (rand) random bits from the first parity segment, the indexes of all K 1 (reg) regular bits from the first parity segment, and so on for all remaining parity segments.
  • This method is suitable for software implementation.
  • Another variant is to implement parallel selection of random bits and regular bits from original segment and from each of parity segments by dedicated address generators and then combine these bits into a common sample set buffer as illustrated in FIG. 7.
  • This method is suitable for hardware implementation and may have higher throughput due to parallel processing of bits from different segments.
  • the method in the present invention can be used in various wireless communication applications. It may be especially suitable for applications where a channel environment and a signal-to-noise ratio are unpredictable and may vary over a wide range. For example, this is the case for acoustic-based communication systems for mobile devices.
  • the present method has been implemented and successfully tested in acoustic connectivity systems.
  • each of all the constituent elements may designate a function block, a step (performed by a processor), and the like.
  • Embodiments of the present invention may be implemented in the form of hardware, software, and a combination thereof. Any such software may be stored, for example, in a volatile or non-volatile storage device such as a ROM, a memory such as a RAM, a memory chip, a memory device, or a memory IC, or a recordable optical or magnetic medium such as a CD, a DVD, a magnetic disk, or a magnetic tape, regardless of erasability or re-recordability. It can be also appreciated that the storage device and the storage medium are embodiments of machine-readable devices suitable for storing a program including instructions that are executed by a processor device to thereby implement embodiments of the present invention.
  • a volatile or non-volatile storage device such as a ROM, a memory such as a RAM, a memory chip, a memory device, or a memory IC, or a recordable optical or magnetic medium such as a CD, a DVD, a magnetic disk, or a magnetic tape, regardless of eras
  • embodiments of the present invention provide a program including codes for implementing a system or method claimed in any claim of the accompanying claims and a machine-readable device for storing such a program. Further, this program may be electronically conveyed through any medium such as a communication signal transferred via a wired or wireless connection, and embodiments of the present invention appropriately include equivalents thereto.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Human Computer Interaction (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Computational Linguistics (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Error Detection And Correction (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

L'invention concerne un procédé de codage d'un objet informationnel dans un système de communication, comportant les étapes consistant à stocker l'objet informationnel dans un tampon ; à générer un ensemble d'échantillonnage comprenant des bits sélectionnés aléatoirement à partir du tampon et des bits sélectionnés régulièrement à partir du tampon ; à générer des données de canal de commande comprenant un effectif de l'ensemble d'échantillonnage et des informations de taille de l'objet informationnel ; et à moduler l'ensemble d'échantillonnage et les données de canal de commande.
PCT/KR2010/008816 2009-12-10 2010-12-09 Procédé de codage d'un objet informationnel et codeur l'utilisant WO2011071324A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201080056017.9A CN102770911B (zh) 2009-12-10 2010-12-09 用于编码信息对象的方法以及使用该方法的编码器
EP10836219.5A EP2510516B1 (fr) 2009-12-10 2010-12-09 Procédé de codage d'un objet informationnel et codeur l'utilisant
JP2012541960A JP5443616B2 (ja) 2009-12-10 2010-12-09 情報オブジェクトを符号化する方法及びそれを用いるエンコーダ

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US28536009P 2009-12-10 2009-12-10
US61/285,360 2009-12-10
KR1020100118120A KR101783271B1 (ko) 2009-12-10 2010-11-25 정보 객체의 인코딩을 위한 방법 및 이를 이용한 인코더
KR10-2010-0118120 2010-11-25

Publications (2)

Publication Number Publication Date
WO2011071324A2 true WO2011071324A2 (fr) 2011-06-16
WO2011071324A3 WO2011071324A3 (fr) 2011-11-10

Family

ID=44399077

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2010/008816 WO2011071324A2 (fr) 2009-12-10 2010-12-09 Procédé de codage d'un objet informationnel et codeur l'utilisant

Country Status (6)

Country Link
US (2) US8675646B2 (fr)
EP (1) EP2510516B1 (fr)
JP (1) JP5443616B2 (fr)
KR (1) KR101783271B1 (fr)
CN (1) CN102770911B (fr)
WO (1) WO2011071324A2 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101783271B1 (ko) * 2009-12-10 2017-10-23 삼성전자주식회사 정보 객체의 인코딩을 위한 방법 및 이를 이용한 인코더
KR101857123B1 (ko) 2011-10-31 2018-05-14 한국전자통신연구원 로봇 소프트웨어간 통신을 위한 데이터 인코딩 및 디코딩 장치와 그 방법
CN103152124B (zh) * 2011-12-07 2017-06-20 华为技术有限公司 一种单播通信方法、装置及系统
ITVI20120026A1 (it) * 2012-01-27 2013-07-28 St Microelectronics Srl Metodi per la condivisione di files relativi al protocollo bit fountain
KR101914079B1 (ko) 2012-04-04 2019-01-14 삼성전자주식회사 고장 진단 시스템에서의 고장 진단 방법 및 장치
CN102831761B (zh) * 2012-08-22 2013-11-20 北京空间飞行器总体设计部 一种航天器遥控开关指令的传输方法
KR101692608B1 (ko) * 2014-02-17 2017-01-03 연세대학교 원주산학협력단 연판정 값을 기초로 한 오류 검출용 토글링 시퀀스 결정 방법 및 에러 패턴 결정 방법 및 그 장치
US9439040B2 (en) 2014-08-15 2016-09-06 Wensheng Hua System and method of time of flight detection
FR3027756B1 (fr) * 2014-10-24 2017-11-10 Thales Sa Procede et systeme de traitement de donnees dans un systeme de telecommunications pour une adaptation dynamique a la quantite de donnees a transmettre
US10009152B2 (en) * 2016-03-04 2018-06-26 Huawei Technologies Co., Ltd. System and method for rate-less multiple access
US10937434B2 (en) * 2018-05-17 2021-03-02 Mediatek Inc. Audio output monitoring for failure detection of warning sound playback
CN115824267B (zh) * 2023-02-14 2023-04-21 国网山西省电力公司长治供电公司 一种无线传输旋转编码器的配套保护装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07274169A (ja) * 1994-04-04 1995-10-20 Mitsubishi Electric Corp 符号化及び復号装置及びその方法
US7349481B2 (en) * 2002-07-01 2008-03-25 Qualcomm Incorporated Communication using audible tones
US20100290484A1 (en) * 2009-05-18 2010-11-18 Samsung Electronics Co., Ltd. Encoder, decoder, encoding method, and decoding method

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US635904A (en) * 1898-12-19 1899-10-31 Louis F Stoecker Lid-holder and advertising device.
US5642241A (en) * 1994-10-31 1997-06-24 Samsung Electronics Co., Ltd. Digital signal recording apparatus in which interleaved-NRZI modulated is generated with a lone 2T precoder
FI106175B (fi) 1997-08-18 2000-11-30 Nokia Mobile Phones Ltd Datansiirto matkaviestinverkossa
US6240073B1 (en) * 1997-11-14 2001-05-29 Shiron Satellite Communications (1996) Ltd. Reverse link for a satellite communication network
AU1115001A (en) * 1999-10-22 2001-05-08 Activesky, Inc. An object oriented video system
JP4566745B2 (ja) * 2002-09-30 2010-10-20 パナソニック株式会社 データ処理装置
EP1463255A1 (fr) * 2003-03-25 2004-09-29 Sony United Kingdom Limited Entrelaceur pour le mappage de symboles sur les porteuses d'un système MDFO (multiplexage par division en fréquences orthogonales)
US7995667B2 (en) * 2004-02-13 2011-08-09 Broadcom Corporation Reduced latency concatenated reed solomon-convolutional coding for MIMO wireless LAN
US7676722B2 (en) * 2004-03-31 2010-03-09 Sony Corporation Multimedia content delivery using pre-stored multiple description coded video with restart
CN1697356B (zh) * 2004-05-07 2013-07-03 美国博通公司 多入多出无线通信系统的前导信息格式
DE102004047425B4 (de) * 2004-09-28 2007-06-21 Micronas Gmbh Zufallszahlengenerator sowie Verfahren zur Erzeugung von Zufallszahlen
US20060221869A1 (en) * 2005-03-29 2006-10-05 Teck-Kuen Chua System and method for audio multicast
US20100111432A1 (en) * 2006-12-27 2010-05-06 Joerg Mohr Device and Method for Coding a Transformation Coefficient Block
US7797362B2 (en) * 2007-02-23 2010-09-14 Texas Instruments Incorporated Parallel architecture for matrix transposition
WO2008151061A1 (fr) * 2007-05-31 2008-12-11 Interdigital Technology Corporation Codage de canal et mise en correspondance de débit pour canaux de commande lte
US8154737B2 (en) * 2007-07-11 2012-04-10 Sharp Laboratories Of America, Inc. Method and system for estimating color ink usage for a print job element
US7898443B2 (en) * 2007-12-05 2011-03-01 Qualcomm Incorporated Apparatus and methods using a linear memory model for encoder output buffers
US8316286B2 (en) * 2008-09-04 2012-11-20 Futurewei Technologies, Inc. System and method for rate matching to enhance system throughput based on packet size
KR101783271B1 (ko) * 2009-12-10 2017-10-23 삼성전자주식회사 정보 객체의 인코딩을 위한 방법 및 이를 이용한 인코더

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07274169A (ja) * 1994-04-04 1995-10-20 Mitsubishi Electric Corp 符号化及び復号装置及びその方法
US7349481B2 (en) * 2002-07-01 2008-03-25 Qualcomm Incorporated Communication using audible tones
US20100290484A1 (en) * 2009-05-18 2010-11-18 Samsung Electronics Co., Ltd. Encoder, decoder, encoding method, and decoding method

Also Published As

Publication number Publication date
EP2510516A4 (fr) 2017-09-06
JP2013512640A (ja) 2013-04-11
KR101783271B1 (ko) 2017-10-23
WO2011071324A3 (fr) 2011-11-10
EP2510516B1 (fr) 2019-10-16
JP5443616B2 (ja) 2014-03-19
US20110142073A1 (en) 2011-06-16
US20140181623A1 (en) 2014-06-26
CN102770911B (zh) 2015-01-28
EP2510516A2 (fr) 2012-10-17
US8675646B2 (en) 2014-03-18
CN102770911A (zh) 2012-11-07
US9438375B2 (en) 2016-09-06
KR20110066084A (ko) 2011-06-16

Similar Documents

Publication Publication Date Title
WO2011071324A2 (fr) Procédé de codage d'un objet informationnel et codeur l'utilisant
KR101699548B1 (ko) 인코더, 디코더, 인코딩 및 디코딩 방법
US6718503B1 (en) Reduced latency interleaver utilizing shortened first codeword
RU2236756C2 (ru) Устройство и способ генерирования и декодирования кодов в системе связи
US7631242B2 (en) System, method and computer program product for mitigating burst noise in a communications system
JP2015144488A (ja) 高性能符号化を可能にする多重化ｃｄｍａチャネルの順方向誤り訂正
KR20000068230A (ko) 정보데이터 다중화 전송시스템과 그 다중화장치 및 분리장치와,에러정정 부호화장치 및 복호장치
US7152199B2 (en) Method and apparatus for delineating data in an FEC-coded Ethernet frame
US8010880B2 (en) Forward error correction decoder and method thereof
US20020172147A1 (en) Communication device and communication method
TW200816733A (en) Efficient frame structure for digital satellite communication
US7370263B1 (en) Hardware efficient CRC generator for high speed communication networks
JP3144411B2 (ja) スペクトル拡散通信装置
Liu et al. Performance of video transport over wireless networks using hybrid ARQ
WO2003001338A2 (fr) Systeme, procede et produit de programme informatique pour l'attenuation de bruit impulsif dans un systeme de communications

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080056017.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10836219

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2012541960

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2010836219

Country of ref document: EP