WO2010069193A1 - Procédé de communication de données et dispositif ethernet - Google Patents

Procédé de communication de données et dispositif ethernet Download PDF

Info

Publication number
WO2010069193A1
WO2010069193A1 PCT/CN2009/074222 CN2009074222W WO2010069193A1 WO 2010069193 A1 WO2010069193 A1 WO 2010069193A1 CN 2009074222 W CN2009074222 W CN 2009074222W WO 2010069193 A1 WO2010069193 A1 WO 2010069193A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
rate
chip
mac
phy
Prior art date
Application number
PCT/CN2009/074222
Other languages
English (en)
Chinese (zh)
Inventor
于洋
Original Assignee
杭州华三通信技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 杭州华三通信技术有限公司 filed Critical 杭州华三通信技术有限公司
Publication of WO2010069193A1 publication Critical patent/WO2010069193A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/14—Multichannel or multilink protocols
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
    • H04J3/247—ATM or packet multiplexing

Definitions

  • the present invention relates to the field of Ethernet technologies, and more particularly to a data communication method and an Ethernet device. Background of the invention
  • the current broadband access-to-home technology mainly includes XDSL technology, Ethernet technology and FTTH technology, which use telephone lines, network cables and fiber-optic transmission media to the home.
  • LRE Long Range Ethernet
  • Ethernet technology can also be accessed by telephone lines, which greatly reduces the barriers to Ethernet in practical applications.
  • LRE Long Range Ethernet
  • an Ethernet device or a single board of a rack device
  • an Ethernet device generally supports 24 ports, or It is 48 ports, and XDSL devices can be ⁇ to 72 ports.
  • Ethernet devices such as Ethernet switches
  • a medium independent interface ( ⁇ , Medium Independent Interface) is used between the physical layer (PHY) chip and the medium access control layer (MAC) chip in the Ethernet device.
  • the Ethernet media interface includes: a media independent interface, and a cylinder.
  • ⁇ refers to the media is copper shaft, fiber, cable, etc., because these media The related work is done by the PHY or MAC chip.
  • ⁇ Supports 10 megabits and 100 megabits of operation.
  • One ⁇ interface consists of 14 signal lines. Its support is flexible, but one drawback is that there is too much signal line for a ⁇ interface.
  • the RMII is a cylindrical ⁇ interface that doubles the signal line in data transmission and reception, so it typically requires a 50 megabit bus clock.
  • RMII is generally used in multi-port switches. It does not arrange for each port to receive and send two clocks. Instead, all data ports share one clock for all ports. This saves a lot of port data lines. .
  • One port of the RMII requires seven signal lines, which is twice as small as ⁇ , so the switch can access ports with twice the data. Like ⁇ , RMII supports 10 Mbps and 100 Mbps bus interface speeds.
  • SMII has fewer signal lines than RMII, and S means serial. Because it uses only one signal line to transmit data, and one signal line transmits and receives data, so in order to meet the 100 M demand on the clock, its clock frequency is 4 ⁇ high, reaching 125M, why use 125M, because the data Some control information is transmitted inside the line.
  • SMII The port uses only 4 signal lines to transmit 100M signals, which is about twice as large as the RMII. SMII's support in the industry is very high. For the same reason, the data transmission and reception of all ports share the same external 125M clock.
  • the interface between the Ethernet PHY chip and the MAC layer chip is one-to-one, that is, each physical layer interface uses a separate port interface to perform one-to-one communication with the corresponding MAC layer port, between the ports. Independent of each other, do not share data lines.
  • FIG. 1 is a schematic diagram of a connection between a PHY chip and a MAC chip in an Ethernet device in the prior art.
  • the number of ports supported by the MAC chip is relatively large, generally 24, and the number of ports supported by the PHY chip is relatively small, generally 8, so that one MAC chip can be connected.
  • the interface between the PHY chip, the PHY chip and the MAC chip is one-to-one. The method shown in Figure 1 greatly simplifies the design and cost of the Ethernet PHY chip.
  • the PHY chip Since the ports between the MAC and the PHY are one-to-one and the input and output rates are the same, only the PHY chip needs to be very With less buffer storage, and the number of ports supported by the PHY chip is small, the number of pins required is small, so the design and cost of the PHY chip can be greatly reduced.
  • the drawback of this method is that the MAC layer chip cannot support a large number of ports.
  • the new LRE technology supports variable rates below 100Mbps, such as 33Mbps and 50Mbps, and in broadband access-to-home applications, this speed is sufficient for many years. Cost and interface density are a key factor in broadband applications.
  • the number of ports supported by the MAC layer chip is relatively large (for example, 24), while the number of ports supported by the PHY chip is relatively small (for example, 8), and each port requires a separate data interface, so the MAC layer
  • the present invention provides two data communication methods that enable a single MAC chip in an Ethernet device to support a larger port density and reduce the cost of broadband access to the home application.
  • the present invention also provides an Ethernet device in which a single MAC chip can support a larger port density, thereby reducing the cost of broadband access to the home application.
  • the present invention also provides a PHY chip and a MAC chip that enable a single MAC chip in an Ethernet device to support a larger port density and reduce the cost of broadband access to the home application.
  • the present invention discloses a data communication method, and the method includes:
  • the physical layer PHY chip combines the n-channel first-rate physical layer data received from the n ports into a second-rate data, and sends the data to the MAC chip through an interface between the PHY chip and the media access control layer MAC chip; a natural number greater than one;
  • the MAC chip When the MAC chip receives the data of the second rate from the PHY chip, it demultiplexes the data of the first rate of the n channels.
  • the invention also discloses a data communication method, the method comprising:
  • the MAC chip combines the n-channel first-rate MAC layer data into one second-rate data, and then sends the signal to the PHY chip through an interface between the PHY chip and the MAC chip; n is a natural number greater than one;
  • the PHY chip When the PHY chip receives the data of the second rate from the MAC chip, it demultiplexes and synthesizes the first rate data.
  • the invention also discloses an Ethernet device, comprising: a MAC chip and one or more PHY chips connected to the MAC chip; each PHY chip comprises: a first composite processing module; the MAC chip comprises: a second composite processing Module
  • Each first composite processing module is configured to combine n-channel first rate data from n ports of the PHY chip to which it belongs to form a second rate data, and then send the signal to the MAC through an interface between the PHY chip and the MAC chip.
  • Chip; n is a natural number greater than one;
  • the second composite processing module is configured to receive the second rate data from the PHY chip and decompose the data into the first rate of the n channels.
  • the present invention discloses a PHY chip.
  • the PHY chip includes: a first composite processing module, configured to combine n-channel first rate data from n ports of the PHY chip to which the PHY chip belongs to form a second rate data, and then pass The interface between the PHY chip and the MAC chip is sent to the MAC chip; n is a natural number greater than one.
  • the present invention discloses a MAC chip.
  • the MAC chip includes: a second composite processing module, configured to combine the n-channel first-rate MAC layer data into a second-rate data, and pass between the PHY chip and the MAC chip.
  • the interface is sent to the PHY chip; n is a natural number greater than one.
  • the PHY chip of the present invention combines n first-rate physical layer data received from multiple ports into one second-rate data and sends the data to the MAC through an interface between the PHY chip and the MAC chip.
  • a chip when the MAC chip receives the data of the second rate from the PHY chip, the technical solution of combining the data into multiple channels of the first rate, because the multi-path physical layer data is combined into one channel of data, and then passes through the PHY chip and the MAC.
  • the ⁇ transmission between the chips thus enabling one ⁇ interface to support multiple physical interfaces, thereby enabling a single MAC chip to support a larger port density and reducing the cost of broadband access to the home application.
  • FIG. 1 is a schematic diagram of connection between a PHY chip and a MAC chip in an Ethernet device in the prior art
  • FIG. 2 is a flowchart of a data communication method according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of a data communication method in an embodiment of the present invention.
  • FIG. 4 is a block diagram showing the structure of an Ethernet device according to an embodiment of the present invention. Mode for carrying out the invention
  • the core idea of the present invention is: to change the one-to-one design between the physical layer port and the MAC layer port (the port) of the current Ethernet PHY chip to a many-to-one design, thereby the number of port pins in the same port. Under the condition, support a larger number of physical layer ports, improve transmission efficiency, and reduce equipment costs.
  • FIG. 2 is a flow chart of a data communication method according to an embodiment of the present invention. As shown in Figure 2, the method includes the following steps:
  • Step 201 The physical layer PHY chip combines the n-channel first-rate physical layer data received from the n ports into a second-rate data, and sends the data to the MAC through an interface between the PHY chip and the media access control layer MAC chip.
  • Chip; n is a natural number greater than one.
  • Step 202 When the MAC chip receives the data of the second rate from the PHY chip, the data is combined into n-channel first rate data.
  • Figure 2 shows the process by which the PHY chip sends data to the MAC chip.
  • the process of the MAC chip transmitting data to the PHY chip is: the MAC chip combines the n-channel first-rate MAC layer data into one second-rate data and sends the signal to the PHY chip through the interface between the PHY chip and the MAC chip; the PHY chip Upon receiving the data of the second rate from the MAC chip, the solution is combined into n second rate data.
  • the first rate data of the n channels is combined into the second rate data of one channel in a time division multiplexing manner; wherein the second rate is at least n times the first rate.
  • the interface between the PHY chip and the MAC chip is RMII, SMII or ⁇ .
  • FIG. 3 is a schematic diagram of a data communication method in an embodiment of the present invention.
  • the port between the ⁇ chip and the MAC chip Take the SMII as an example.
  • the rate is 125 Mbps, and the rate at which valid data is transmitted is 100 Mbps.
  • the LRE supports an external physical port of 50 Mbps, the same SMII port can transmit data of two 50 Mbps LRE physical ports.
  • the valid data of the two 50 Mbps LRE ports can be time division multiplexed, for example, in bytes. Multiplexing, first transfer one byte of data of the first LRE port, then transfer one byte of data of another LRE port, and so on, the effective data of the two LRE ports is exactly 100Mbps.
  • the same SMII port can transmit data of four 25 Mbps LRE physical ports.
  • the effective data of the four 25 Mbps LRE ports are multiplexed in bytes, four The valid data of the LRE port is recombined to exactly 100 Mbps.
  • the composite processing module in the PHY chip multiplexes and demultiplexes the data according to the data transmission direction and the data reception direction of the PHY chip with respect to the MAC chip. Since the data received by the composite processing module is variable rate data, and the composite data is the standard rate data that caters to the SMII port, the PHY chip requires two working clocks, namely: a variable rate reference clock and a standard rate reference. clock. Referring to FIG.
  • the working clock of the LRE physical port of the PHY chip and the original PHY module therein is a variable rate reference clock;
  • the working clock of the interface of the composite processing module of the PHY chip connected to the original PHY module is a variable rate reference clock,
  • the working clock of the interface of the composite processing module connected to the SMII port is a standard rate reference clock;
  • the working clock of the SMII port of the PHY chip is a standard rate reference clock.
  • the composite processing module in the MAC chip multiplexes and demultiplexes the data according to the data transmission direction and the data reception direction of the MAC chip with respect to the PHY chip.
  • the same MAC chip requires two operating clocks: the variable rate reference clock and the standard rate reference clock.
  • the working clock of the SMII port of the MAC chip is a standard rate reference clock
  • the working clock of the interface of the composite processing module of the MAC chip connected to the SMII interface is a standard rate reference clock
  • the composite processing module is connected to the original MAC module.
  • the working clock of the interface is a standard rate reference clock; the working clock of the original MAC module in the MAC chip is a standard rate reference clock; wherein the composite processing module in the MAC chip demultiplexes the data from the SMII interface in units of bytes ( Assuming that the PHY chip is multiplexed in units of bytes to obtain multiplexed variable rate data, the multiplexed variable rate data is multiplexed into a standard rate data in units of data frames, and then sent to the original
  • the MAC module performs MAC layer processing, so a variable rate reference clock is required in the composite processing module.
  • the demultiplexing may be performed according to a predetermined time division multiplexing manner. For example, multiplexing is performed in units of bytes when multiplexing, that is, one byte of data of the first LRE port is transmitted first, and then one byte of data of the second LRE port is transmitted, and thus, when it is demultiplexed, Demultiplexing the first byte received into the data of the first LRE port, demultiplexing the second byte into the data of the second LRE port, and demultiplexing the third byte into the first LRE The data of the port, the fourth byte is demultiplexed into the data of the second LRE port, and so on.
  • multiplexing can also be performed in units of bits, that is, one bit of data of the first LRE port is transmitted first, and then one bit of data of the second LRE port is transmitted, and so on.
  • the LRE port data carries the corresponding LRE port identifier, and the demultiplexing can be performed according to the LRE port identifier.
  • LRE port LRE physical port
  • Each LRE port has a variable rate data input of 50 Mbps.
  • the LRE port and the original PHY module of the PHY chip both operate at a 50 Mbps reference clock, and the processing flow for transmitting data includes:
  • the data input from the eight LRE ports reaches the composite processing module of the PHY chip at a rate of 50 Mbps after being processed by the original PHY module.
  • the composite processing module of the PHY chip combines 8 channels of 50 Mbps data in units of bytes to obtain 4 channels of 100 Mbps data and sends them to the MAC chip through 4 SMII ports.
  • the data of the LRE ports 1 and 2 are combined into one channel in units of bytes, and the data of the LRE physical ports 3 and 4 are combined into one channel in units of bytes, and the data of the LRE ports 5 and 6 are in bytes.
  • the unit is combined into one way, and the data of the LRE ports 7 and 8 are combined into one way in units of bytes; taking the data combination of the LRE ports 1 and 2 as an example, the data of the LRE port 1 of one byte is transmitted first. Then transfer one byte of LRE port 2 data, then transfer one byte of LRE port 1 data, transfer one byte of LRE port 2 data, ..., and so on.
  • the four SMII ports of the MAC chip receive the four channels of 100 Mbps data and send the data to the composite processing module of the MAC chip;
  • the composite processing module of the MAC chip first decompresses four channels of 100 Mbps data and restores them to eight channels of 50 Mbps data.
  • the decomposed processing in this step is described by taking the first 100 Mbps data as an example:
  • the composite processing module of the MAC chip will be the first of the first 100 Mbps data.
  • the byte is used as the data of LRE port 1
  • the second byte is used as the data of LRE port 2
  • the third byte is used as the data of port 1
  • the fourth byte is used as the data of port 2, ... ..., and so on, to decompose the first 100 Mbps data into two
  • the composite processing module of the MAC chip combines the demultiplexed eight channels of 50 Mbps data into two units of data frames, and obtains four channels of 100 Mbps data, and then sends the data to the original MAC module for MAC layer processing.
  • the frame header of the data frame includes some MAC layer information required for MAC layer processing, including The source MAC address and the destination MAC address are the same. Therefore, in this step, the data needs to be combined into data of 100 Mbps in units of data frames, and then sent to the original MAC module for processing.
  • the process of time division multiplexing in units of data frames in this step is similar to the above process of time division multiplexing in units of bytes, and will not be repeated here.
  • the original MAC module of the MAC chip will correspond to the data of LRE ports 1 and 2, the data corresponding to LRE ports 3 and 4, the data corresponding to ports 5 and 6, and the data corresponding to ports 7 and 8, respectively.
  • the frame is combined into 4 channels of data at a rate of 100 Mbps and sent to the composite processing module of the MAC chip.
  • the composite processing module of the MAC chip decomposes each 100 Mbps data sent by the original MAC module in units of data frames to obtain 8 channels of 50 Mbps data.
  • the composite processing module of the MAC chip will have the first 100 Mbps number.
  • the two channels of 50 Mbps corresponding to LRE ports 1 and 2 are decomposed, and so on, and the second/three/four way 100 Mbps solution is combined to correspond to ports 3/4/7 and 4. /6/8 two-way 50Mbps data.
  • the composite processing module of the MAC chip combines the eight channels of 50 Mbps data in units of bytes to obtain four channels of 100 Mbps data and transmits them to the PHY chip through four SMII ports.
  • the four SMIIs of the PHY chip receive the four 100 Mbps data and send them to the composite processing module of the PHY chip.
  • the composite processing module of the PHY chip decomposes the four channels of 100 Mbps data in units of bytes, and obtains eight channels of 50 Mbps data and transmits the data to the original PHY module;
  • the original PHY module performs physical layer processing on the eight channels of 50 Mbps data, and then transmits them through the LRE ports 1 to 8, respectively.
  • a 24-port MAC chip can only connect three 8-port PHY chips in the existing manner.
  • the effective data rate of the SMII port is 100 Mbps
  • the rate of the LRE port data is 50 Mbps
  • a 24-port MAC chip can connect six 8-port PHY chips; if the LRE port data At a rate of 25 Mbps, a 24-port MAC chip can connect to 12 8-port PHY chips.
  • the effective data rate of the RMII port is 50 Mbps. If the LRE port data rate is 25 Mbps, a 24-port MAC chip can connect six 8-port PHY chips.
  • the device includes: a MAC chip and one or more PHY chips connected to the MAC chip; each PHY chip includes: a PHY module and a first composite processing module; and the MAC chip includes: a MAC module and a second composite Processing module; wherein Each PHY module is configured to process, after processing the physical layer data of the first rate of the n-channel received from the n ports of the chip to which it belongs, to the first composite module;
  • Each first composite processing module is configured to combine the data of the first rate of the n-way from the n ports of the chip to which the UI module is sent into a second rate data, and then pass between the chip and the MAC chip.
  • the interface is sent to the MAC chip;
  • the second composite processing module is configured to receive the second rate data from the PHY chip, and decompose the data into the first rate of the n channels and send the data to the MAC module;
  • the MAC module is configured to receive data from the second composite processing module and process the same.
  • the MAC module is configured to send the MAC layer data to the second composite processing module
  • the second composite processing module is configured to combine the n-channel first-rate MAC layer data into a second rate.
  • the first composite processing module is configured to receive the second rate data from the MAC chip, and decompose the data into the n-channel first rate and send the data to a PHY module, configured to receive n-channel first rate data from the first composite processing module and perform processing separately.
  • the first composite processing module is configured to combine the n-channel first rate data of the n ports from the PHY chip to which the PHY module is transmitted in a time division multiplexing manner, in units of bytes or bits.
  • a second rate data configured to decompose the second rate data from the MAC chip into bytes or bits into n-channel first rate data, and send the data to the PHY module; wherein, the second rate is at least the first N times the rate.
  • a second composite processing module configured to combine n first-rate MAC layer data in a time division multiplexing manner into a second rate data in units of bytes or bits; and to use the second rate data from the PHY chip, The data is decomposed into n-channel first rate in units of bytes or bits and sent to the MAC module.
  • the second composite processing module is further used to be from a MAC mode
  • the MAC layer data of the n first rate is combined into bytes or bits.
  • the second rate data is sent to the PHY chip through the interface between the PHY chip and the MAC chip; further used to receive the second rate data from the PHY chip, and is decomposed into n channels in units of bytes or bits.
  • the decomposed n-channel first rate data is combined into a second rate data in units of data frames in a time division multiplexing manner, and then sent to the MAC module.
  • the working clock of the PHY chip includes: a reference clock of a first rate and a reference clock of a second rate; and an operating clock of the MAC chip includes: a reference clock of the first rate and a reference clock of the second rate.
  • the interface between the PHY chip and the MAC chip is RMII, SMII or ⁇ .
  • the chip of the present invention combines the n-level first-rate physical layer data received from a plurality of ports into a second-rate data and transmits the data to the MAC chip through an interface between the chip and the MAC chip.
  • the MAC chip receives the data of the second rate from the PHY chip
  • the technical solution of recombining into the data of the multiple first rate is formed by combining the multiple physical layer data into one data and then passing through the PHY chip and the MAC chip.
  • the transmission between the two so that a single interface can support multiple physical interfaces, which enables a single MAC chip to support a larger port density, reducing the cost of broadband access to the home application.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)

Abstract

La présente invention concerne un procédé de communication de données et un dispositif Ethernet. Le procédé comporte les étapes suivantes : une puce PHY de couche physique multiplexe n trajets de données de couche physique à une première vitesse reçues à partir de n ports en un trajet de données à une deuxième vitesse, et l'envoie à une puce de commande d'accès au support physique (media access control, MAC), n étant un nombre naturel supérieur à 1; à réception des données à la deuxième vitesse provenant de la puce PHY, la puce MAC les démultiplexe en n trajets de données à la première vitesse. L'application de la présente invention permet à une seule puce MAC du dispositif Ethernet de prendre en charge une densité de ports plus élevée et réduit le coût de fourniture d'un accès résidentiel au haut débit.
PCT/CN2009/074222 2008-12-18 2009-09-25 Procédé de communication de données et dispositif ethernet WO2010069193A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200810240258.3 2008-12-18
CN200810240258.3A CN101437035A (zh) 2008-12-18 2008-12-18 一种数据通信方法和一种以太网设备

Publications (1)

Publication Number Publication Date
WO2010069193A1 true WO2010069193A1 (fr) 2010-06-24

Family

ID=40711257

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2009/074222 WO2010069193A1 (fr) 2008-12-18 2009-09-25 Procédé de communication de données et dispositif ethernet

Country Status (2)

Country Link
CN (1) CN101437035A (fr)
WO (1) WO2010069193A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101437035A (zh) * 2008-12-18 2009-05-20 杭州华三通信技术有限公司 一种数据通信方法和一种以太网设备
CN102907061B (zh) * 2010-06-01 2015-09-09 惠普发展公司，有限责任合伙企业 一种用于处理数据的系统和方法
CN103078849B (zh) * 2012-12-27 2015-09-30 中国航空工业集团公司第六三一研究所 多路串行接口协议切换转发方法
EP3787262B1 (fr) 2013-03-21 2022-02-23 Huawei Technologies Co., Ltd. Appareil de transmission, procédé de transmission de données et support d'enregistrement non transitoire lisible par ordinateur
CN105718401B (zh) * 2014-12-05 2018-08-21 上海航天有线电厂有限公司 一种多路smii信号到一路mii信号的复用方法及系统
CN113556619B (zh) * 2021-07-15 2024-04-19 广州市奥威亚电子科技有限公司 一种链路传输的设备与方法、链路接收的方法
CN114499762A (zh) * 2022-02-11 2022-05-13 深圳震有科技股份有限公司 一种通信系统、5g网络下的多路转发方法及通信设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020181486A1 (en) * 2001-06-01 2002-12-05 Cantwell Robert W. System and method of multiplexing data from multiple ports
CN1855858A (zh) * 2005-04-26 2006-11-01 杭州华为三康技术有限公司 以太网物理层复用和解复用装置及方法
CN101035143A (zh) * 2006-03-09 2007-09-12 杭州华为三康技术有限公司 一种物理层芯片、传输信号的方法及交换机
CN101437035A (zh) * 2008-12-18 2009-05-20 杭州华三通信技术有限公司 一种数据通信方法和一种以太网设备

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020181486A1 (en) * 2001-06-01 2002-12-05 Cantwell Robert W. System and method of multiplexing data from multiple ports
CN1855858A (zh) * 2005-04-26 2006-11-01 杭州华为三康技术有限公司 以太网物理层复用和解复用装置及方法
CN101035143A (zh) * 2006-03-09 2007-09-12 杭州华为三康技术有限公司 一种物理层芯片、传输信号的方法及交换机
CN101437035A (zh) * 2008-12-18 2009-05-20 杭州华三通信技术有限公司 一种数据通信方法和一种以太网设备

Also Published As

Publication number Publication date
CN101437035A (zh) 2009-05-20

Similar Documents

Publication Publication Date Title
WO2010069193A1 (fr) Procédé de communication de données et dispositif ethernet
KR101643671B1 (ko) 네트워크 디바이스 및 정보 송신 방법
JP6254267B2 (ja) フレキシブルＥｔｈｅｒｎｅｔベース光ネットワークのための再構成可能かつ可変レートの共有マルチトランスポンダアーキテクチャ
US20110310905A1 (en) Method for data communication and device for ethernet
US8488467B2 (en) Method and system for a gigabit ethernet IP telephone chip with 802.1p and 802.1Q quality of service (QoS) functionalities
US7106760B1 (en) Channel bonding in SHDSL systems
JP2003524323A (ja) 通信装置用の並列チャネルを備えたクロスバー集積回路
US20090232133A1 (en) Ethernet access device and method thereof
TWI474676B (zh) 乙太網通信系統、多速率乙太網設備及其方法
US20020021720A1 (en) Multiplexed signal transmitter/receiver, communication system, and multiplexing transmission method
CN100568841C (zh) 一种以太网业务的汇聚装置及方法
US7539184B2 (en) Reconfigurable interconnect/switch for selectably coupling network devices, media, and switch fabric
US6577623B1 (en) Fixed-length cell data and time-division data hybrid multiplexing apparatus
US9071373B2 (en) Multiplexed serial media independent interface
WO2007143944A1 (fr) Procédé et appareil de transfert de données sur ethernet
JP2002335291A (ja) パケット転送装置
CN100372334C (zh) 一种实现在光网络中传输InfiniBand数据的设备及方法
US20200169350A1 (en) Method And Apparatus For Processing Bit Block Stream, Method And Apparatus For Rate Matching Of Bit Block Stream, And Method And Apparatus For Switching Bit Block Stream
US20100103954A1 (en) Multiple Infiniband Ports Within A Higher Data Rate Port Using Multiplexing
WO2007003132A1 (fr) Carte interface et systeme cti utilisant la carte interface
CN100586125C (zh) 以太网物理层交叉装置及交叉方法
JP3785405B2 (ja) データ伝送システム
KR100284004B1 (ko) 수요밀집형 광가입자 전송장치에 있어서의 호스트 디지털 터미널
CN117479040A (zh) 全国产信息引接设备
WO2001080503A1 (fr) Procede et appareil de transmission de donnees entre des environnements a commutation de circuits et a commutation par paquets

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09832875

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09832875

Country of ref document: EP

Kind code of ref document: A1