WO2010054073A2 - Vertical junction field effect transistors having sloped sidewalls and methods of making - Google Patents

Vertical junction field effect transistors having sloped sidewalls and methods of making Download PDF

Info

Publication number
WO2010054073A2
WO2010054073A2 PCT/US2009/063391 US2009063391W WO2010054073A2 WO 2010054073 A2 WO2010054073 A2 WO 2010054073A2 US 2009063391 W US2009063391 W US 2009063391W WO 2010054073 A2 WO2010054073 A2 WO 2010054073A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
semiconductor material
substrate
semiconductor device
conductivity type
Prior art date
Application number
PCT/US2009/063391
Other languages
French (fr)
Other versions
WO2010054073A3 (en
Inventor
David C. Sheridan
Andrew P. Ritenour
Original Assignee
Semisouth Laboratories, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semisouth Laboratories, Inc. filed Critical Semisouth Laboratories, Inc.
Priority to EP09825407.1A priority Critical patent/EP2345082A4/en
Priority to CA2740223A priority patent/CA2740223A1/en
Priority to AU2009313533A priority patent/AU2009313533A1/en
Priority to NZ592399A priority patent/NZ592399A/en
Priority to CN2009801484358A priority patent/CN102239563B/en
Priority to JP2011534919A priority patent/JP5735429B2/en
Publication of WO2010054073A2 publication Critical patent/WO2010054073A2/en
Publication of WO2010054073A3 publication Critical patent/WO2010054073A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • H01L29/8083Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/0455Making n or p doped regions or layers, e.g. using diffusion
    • H01L21/046Making n or p doped regions or layers, e.g. using diffusion using ion implantation
    • H01L21/047Making n or p doped regions or layers, e.g. using diffusion using ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1058Channel region of field-effect devices of field-effect transistors with PN junction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066Gate region of field-effect devices with PN junction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds

Definitions

  • This application relates generally to semiconductor devices and to methods of making the devices.
  • the use of an angled implantation can still result in heavier doping near the trench bottom and non-uniform doping along the sidewall which reduces device performance.
  • the wafer has to be rotated during implantation.
  • ion implantation requires multiple implants at different energies. Therefore, a process involving rotation of the wafer and angled implantation can add significantly to the complexity and cost of the manufacturing process.
  • a semiconductor device which comprises: a substrate layer of a semiconductor material of a first conductivity type; a channel layer of a semiconductor material of the first conductivity type on an upper surface of the substrate layer, the channel layer comprising one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate layer, wherein the one or more raised regions comprises an inner portion of a semiconductor material of the first conductivity type and outer portions of a semiconductor material of a second conductivity type different than the first conductivity type, wherein the outer portions are adjacent to the first and second sidewalls; gate regions of semiconductor material of the second conductivity type in the lower surface of the channel layer adjacent to and contiguous with the outer portions of adjacent raised regions; and a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
  • a method comprises: implanting ions into a channel layer of a semiconductor material of a first conductivity type to form implanted gate regions of semiconductor material of a second conductivity type different than the first conductivity type, wherein the channel layer is on an upper surface of a substrate layer and wherein the channel layer comprises one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate, wherein the implanted gate regions are formed in the sidewalls and in the lower surface of the channel layer; and forming a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
  • FIGS. 1A-1D are schematics of idealized (FIGS. IA and 1C) and actual (FIGS. IB and ID) structures of normally-off SiC VJFETs with ion-implanted vertical sidewalls wherein depletion regions around the gate are shown for zero gate bias (i.e., off-state) (FIGS. IA and IB) and for a positive voltage greater than the threshold voltage (i.e., on- state) (FIGS. 1C and ID) wherein the device terminals (gate, source, and drain) are shown in FIG. IA and also apply to FIGS IB, 1C, and ID.
  • FIG. 2 is a schematic of a vertical junction field effect transistor (VJFET) with sloped sidewalls.
  • VJFET vertical junction field effect transistor
  • FIG. 3 is a schematic of a vertical junction field effect transistor (VJFET) with dual sloped sidewalls.
  • VJFET vertical junction field effect transistor
  • FIGS. 4A and 4B are graphs showing VJFET device characteristics (Id-V g : drain current vs. gate voltage) as a function of drain voltage for single slope (FIG. 4A) and dual-slope (FIG. 4B) devices wherein the degree of DIBL is indicated by the negative shift of the Id-V g curve with increasing drain voltage.
  • VJFET device characteristics Id-V g : drain current vs. gate voltage
  • FIG. 5C is a Table summarizing the data from FIGS. 5A and 5B for single slope and dual slope devices.
  • FIGS. 6A and 6B are schematics showing the measurement of gate-source (G-S) leakage for devices with single-slope (FIG. 6A) and multi-slope (FIG. 6B) fingers.
  • G-S gate-source
  • FIG. 7 is a graph showing reverse bias voltage corresponding to a leakage current of 5 uA for devices with single-slope and multi-slope fingers.
  • FIG. 8 is a graph showing gate-source P-N junction reverse leakage measured in amps at a V gs of -15 V for devices with single-slope and multi-slope fingers.
  • FIG. IA off-state
  • FIG. 1C on-state
  • Normal incident ion implantation results in non-uniform, low doped sidewalls as shown in the actual structures depicted in FIG. IB (off-state) and FIG. ID (on-state).
  • the substrate is usually heated to high temperatures (e.g., ⁇ 600 0 C) during implantation to reduce lattice damage. Therefore, a manufacturing process involving rotation of the wafer and angled implantation adds significantly to the process complexity and cost.
  • FIG. IB off-state
  • FIG. ID on-state
  • the electrical characteristics of the device will be determined by the point or segment of the channel where the depletion regions from the opposing gates meet. Overlap of the depletion regions at the narrowest point of the channel creates an energy barrier between the drain and source thus preventing current flow.
  • the height and shape of the barrier simultaneously determines the forward conduction characteristics (including the threshold voltage) as well as the reverse blocking characteristics of the device.
  • the finger width (wf) of the device determines whether the device is normally-on or normally-off at zero gate bias.
  • the depletion regions of the opposing gate-channel p-n junctions do not overlap and a conducting channel exists at zero gate bias (i.e., normally-on device/negative threshold voltage). As wy is reduced, overlap of the depletion regions prevents current flow at zero bias (i.e. normally-off device/positive threshold voltage).
  • the degree of overlap sets the barrier at zero gate bias and consequently the threshold voltage.
  • the barrier at zero gate bias should be able to prevent excessive current flow at the rated blocking voltage.
  • a high drain voltage lowers the barrier through the well-known drain-induced barrier lowering (DIBL) phenomenon.
  • DIBL drain-induced barrier lowering
  • the DIBL effect is reduced as the barrier is moved away from the drain and closer to the source.
  • the channel width ⁇ w c h is narrow at the drain-end of the channel (see FIG ID).
  • the barrier formed there is very susceptible to DIBL, which consequently reduces the blocking voltage of the device. In effect, the device has poor electrostatic integrity.
  • a related issue is reduced saturation current in the on-state.
  • the gate bias is increased above the threshold voltage, the gate depletion region decreases and a conducting channel is formed between drain and source.
  • the gate-drain p-n junction becomes reverse biased and the depletion region at the drain-end of the channel increases until the conducting channel is pinched off and the current "saturates".
  • the practical implementation of a JFET with vertical sidewalls and implanted gate will have a narrow w c h at the drain-end of the channel and therefore pinch- off at low drain bias leading to undesirably low saturation current.
  • a vertical channel JFET with sloped sidewalls is provided.
  • a device of this type is depicted in FIG. 2.
  • the device comprises an n+ substrate, an n+ buffer layer on the substrate, an n- drift layer on the buffer layer and an n channel layer on the drift layer.
  • the channel layer comprises a raised region having an upper surface opposite the drift layer.
  • a source layer is on the upper surface of the raised region.
  • the raised region has sloped sidewalls which form an angle ⁇ with a line drawn perpendicular to the substrate surface.
  • the sidewalls can be sloped sufficiently to insure that the channel width (yvch) at the source end of the channel is smaller than w c h at the drain end of the channel.
  • the sidewall angle ⁇ can be greater than 5° for common structures.
  • the barrier to electron flow from source to drain is located at source (furthest from the drain) which reduces DIBL and increase the blocking voltage of the device;
  • the wide channel at the drain-end increases the drain voltage required to pinch-off the channel during the on-state, thereby increasing the saturation current
  • This structure is compatible with normal-incident ion implantation thus simplifying the implant process and reducing cost.
  • the gate region is formed by ion implantation, the region between the source and gate can be heavily implanted resulting in lattice damage as well as a p + n + gate- source junction (see FIG. 2) with a narrow depletion region and hence a high electric field. These factors could lead to increased gate-source leakage. Therefore, according to some embodiments, a device is provided having dual slope sidewalls as shown in FIG. 3.
  • the device comprises an n+ substrate, an n+ buffer layer on the substrate, an n- drift layer on the buffer layer and an n channel layer on the drift layer.
  • the channel layer comprises a raised region having an upper surface opposite the drift layer.
  • An n+ source layer is on the upper surface of the raised region.
  • the dual-slope sidewall comprises an upper primary slope segment and lower secondary slope segment.
  • the primary slope is approximately vertical (e.g. 6*less than +/- 5°).
  • the electron barrier is located at the start of the secondary slope. Therefore, according to some embodiments, the secondary slope can be located as close to the source as possible. According to some embodiments, the secondary slope can start no further away from the source than half of the channel length. This is closer to the drain than in the single slope sidewall case but still further away than in the vertical sidewall case.
  • the angle of the secondary slope can be greater than 5°. Accordingly, the dual-slope sidewall provides improved DIBL and saturation current relative to the vertical sidewall device while still reducing the p-type doping concentration and implant damage near the gate-source p-n junction, both of which reduce gate-source leakage.
  • the devices having sloped sidewalls as described herein can be vertical junction field effect transistors in general (e.g., both normally-on and normally-off transistors) fabricated using known semiconductors.
  • FIGS. 4A and 4B show device characteristics (Id-V g : drain current vs. gate voltage) as a function of drain voltage for a single slope device (FIG. 4A) and a dual- slope device (FIG. 4B).
  • the degree of DIBL is indicated by the negative shift of the Id- Vg curve with increasing drain voltage.
  • the single slope device has less DIBL than the dual slope device.
  • the dual slope device in turn, has less DIBL than a vertical sidewall device.
  • the single slope device has less DIBL than the dual slope device which in turn has less DIBL than a vertical sidewall device.
  • One of the main advantages of the dual-slope structure i.e., reduced gate-source leakage
  • the device yield for gate-source leakage can be seen by examining the device yield for gate-source leakage.
  • FIG. 5A shows gate-source leakage yield for a single slope device while FIG. 5B shows gate-source leakage yield for a dual-slope device.
  • the devices were fabricated simultaneously with the only difference being the finger profile (i.e. single slope vs. dual slope).
  • the dual-slope device shows less leakage, and hence higher yield, particularly at -10V.
  • FIG. 5C is a Table summarizing the data from FIGS. 5A and 5B for single slope and dual slope devices.
  • FIGS. 6A and 6B are schematics showing the measurement of gate-source (G-S) leakage for devices with single-slope (FIG. 6A) and multi-slope (FIG. 6B) fingers.
  • G-S gate-source
  • Vgs Gate- source voltage
  • FIG. 7 is a graph showing reverse bias voltage corresponding to a leakage current of 5 ⁇ A for devices with single-slope and multi-slope fingers as shown in FIGS. 6 A and 6B, respectively.
  • reverse bias voltage corresponding to a leakage current of 5 ⁇ A is much higher for devices with multi-slope fingers compared to single- slope fingers.
  • the device with the dual-slope profile clearly demonstrates less reverse gate-source leakage than the device with the single-slope profile.
  • FIG. 8 is a graph showing gate-source P-N junction reverse leakage measured in amps at a gate-source voltage (V gs ) of -15 V for devices with single-slope and multi-slope fingers. As can be seen from FIG. 8, gate-source leakage is much higher for the device with the single-slope profile.
  • the semiconductor material used to manufacture the devices can be a wide- bandgap semiconductor material (i.e., a semiconductor material with EQ>2 eV).
  • a wide-bandgap semiconductor material i.e., a semiconductor material with EQ>2 eV.
  • Exemplary non- limiting examples of wide-bandgap semiconductor materials include silicon carbide (SiC) and Group III nitride compounds (e.g., gallium nitride GaN).
  • the layers of the device can be formed by doping the layers with donor or acceptor materials using known techniques.
  • exemplary donor materials for SiC include nitrogen and phosphorus. Nitrogen is a preferred donor material for SiC.
  • exemplary acceptor materials for doping SiC include boron and aluminum. Aluminum is a preferred acceptor material for SiC. The above materials are merely exemplary, however, and any acceptor and donor materials which can be doped into silicon carbide can be used.
  • the dopant concentrations and thicknesses of the various layers of the device described herein can be varied to produce a device having desired characteristics for a particular application.
  • the dimensions of the various features of the device can also be varied to produce a device having desired characteristics for a particular application.
  • the channel layer can have thickness of 0.5 to 5 ⁇ m and a doping concentration of 1x10 16 to IxIO 18 cm "3 .
  • the drift layer can have a thickness of 5 to 15 ⁇ m and a doping concentration of 4xlO 15 to 2xlO 16 cm “3 .
  • the substrate can have a thickness of 100 to 500 ⁇ m and a doping concentration of IxIO 19 to 5xlO 19 cm "3 .
  • the source layer can have a thickness of 0.1 to 1.0 ⁇ m and a doping concentration of IxIO 19 to IxIO 20 cm “ 3 .
  • the implanted gate regions can have a doping concentration of 5xlO 18 to IxIO 20 cm “3 .
  • the optional buffer layer can have a thickness of 0.1 to 1.0 ⁇ m and a doping concentration of 5xlO 17 to 5xlO 18 cm “3 . These dopant concentrations and thicknesses are merely exemplary and are not intended to be limiting.
  • the buffer, drift, channel and source layers of semiconductor material can be formed by epitaxial growth on a suitable substrate.
  • the layers can be doped during epitaxial growth.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs). The devices have raised regions with sloped sidewalls which taper inward. The sidewalls can form an angle of 5° or more from vertical to the substrate surface. The devices can have dual-sloped sidewalls in which a lower portion of the sidewalls forms an angle of 5° or more from vertical and an upper portion of the sidewalls forms an angle of < 5° from vertical. The devices can be made using normal (i.e., 0°) or near normal incident ion implantation. The devices have relatively uniform sidewall doping and can be made without angled implantation.

Description

[0001] TITLE
VERTICAL JUNCTION FIELD EFFECT TRANSISTORS HAVING SLOPED SIDEWALLS AND METHODS OF MAKING
[0002] This application claims the benefit of Provisional U.S. Patent Application Serial No. 61/111,437, filed on November 5, 2008, which is incorporated by reference herein in its entirety.
[0003] STATEMENT REGARDING FEDERALLY SPONSORED REASEARCH
[0004] This invention was made with U.S. Government support under Contract No. FA8650-06-D-2680, awarded by the U.S. Air Force Research Laboratory. The U.S. Government may have certain rights in this invention.
[0005] The section headings used herein are for organizational purposes only and should not be construed as limiting the subject matter described herein in any way.
[0006] BACKGROUND
[0007] Field
[0008] This application relates generally to semiconductor devices and to methods of making the devices.
[0009] Background of the Technology
[0010] To date, vertical channel silicon carbide junction field effect transistors have been proposed as devices with vertical or near vertical sidewalls [1, 2]. In devices with vertical or near vertical sidewalls, however, it can be difficult to achieve uniform p+ sidewall doping using ion implantation. In particular, normal incident ion implantation can result in non-uniformly doped sidewalls having a low dopant concentration. [0011] The use of angled ion implantation to dope the sidewalls has been disclosed [I]. Even with this approach, however, it is difficult to achieve an idealized structure having uniform channel width {wch). In particular, the use of an angled implantation can still result in heavier doping near the trench bottom and non-uniform doping along the sidewall which reduces device performance. Furthermore, to insure similar doping on both sidewalls the wafer has to be rotated during implantation. For SiC, however, ion implantation requires multiple implants at different energies. Therefore, a process involving rotation of the wafer and angled implantation can add significantly to the complexity and cost of the manufacturing process.
[0012] Accordingly, there still exists a need for improved methods of making semiconductor devices such as vertical JFETs with more uniform and well-controlled channel width.
[0013] SUMMARY
[0014] A semiconductor device is provided which comprises: a substrate layer of a semiconductor material of a first conductivity type; a channel layer of a semiconductor material of the first conductivity type on an upper surface of the substrate layer, the channel layer comprising one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate layer, wherein the one or more raised regions comprises an inner portion of a semiconductor material of the first conductivity type and outer portions of a semiconductor material of a second conductivity type different than the first conductivity type, wherein the outer portions are adjacent to the first and second sidewalls; gate regions of semiconductor material of the second conductivity type in the lower surface of the channel layer adjacent to and contiguous with the outer portions of adjacent raised regions; and a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
[0015] A method is also provided which comprises: implanting ions into a channel layer of a semiconductor material of a first conductivity type to form implanted gate regions of semiconductor material of a second conductivity type different than the first conductivity type, wherein the channel layer is on an upper surface of a substrate layer and wherein the channel layer comprises one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate, wherein the implanted gate regions are formed in the sidewalls and in the lower surface of the channel layer; and forming a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
[0016] These and other features of the present teachings are set forth herein.
[0017] BRIEF DESCRIPTION OF THE DRAWINGS
[0018] The skilled artisan will understand that the drawings, described below, are for illustration purposes only. The drawings are not intended to limit the scope of the present teachings in any way.
[0019] FIGS. 1A-1D are schematics of idealized (FIGS. IA and 1C) and actual (FIGS. IB and ID) structures of normally-off SiC VJFETs with ion-implanted vertical sidewalls wherein depletion regions around the gate are shown for zero gate bias (i.e., off-state) (FIGS. IA and IB) and for a positive voltage greater than the threshold voltage (i.e., on- state) (FIGS. 1C and ID) wherein the device terminals (gate, source, and drain) are shown in FIG. IA and also apply to FIGS IB, 1C, and ID.
[0020] FIG. 2 is a schematic of a vertical junction field effect transistor (VJFET) with sloped sidewalls.
[0021] FIG. 3 is a schematic of a vertical junction field effect transistor (VJFET) with dual sloped sidewalls.
[0022] FIGS. 4A and 4B are graphs showing VJFET device characteristics (Id-Vg: drain current vs. gate voltage) as a function of drain voltage for single slope (FIG. 4A) and dual-slope (FIG. 4B) devices wherein the degree of DIBL is indicated by the negative shift of the Id-Vg curve with increasing drain voltage.
[0023] FIGS. 5A and 5B are tables showing device yield for gate-source leakage at VgS=- 5 V and -10V for single slope (FIG. 5A) and dual-slope (FIG. 5B) devices.
[0024] FIG. 5C is a Table summarizing the data from FIGS. 5A and 5B for single slope and dual slope devices.
[0025] FIGS. 6A and 6B are schematics showing the measurement of gate-source (G-S) leakage for devices with single-slope (FIG. 6A) and multi-slope (FIG. 6B) fingers.
[0026] FIG. 7 is a graph showing reverse bias voltage corresponding to a leakage current of 5 uA for devices with single-slope and multi-slope fingers.
[0027] FIG. 8 is a graph showing gate-source P-N junction reverse leakage measured in amps at a Vgs of -15 V for devices with single-slope and multi-slope fingers. [0028] DESCRIPTION OF THE VARIOUS EMBODIMENTS
[0029] For the purposes of interpreting this specification, the use of "or" herein means "and/or" unless stated otherwise or where the use of "and/or" is clearly inappropriate. The use of "a " herein means "one or more " unless stated otherwise or where the use of "one or more " is clearly inappropriate. The use of "comprise, " "comprises, " "comprising, " "include, " "includes, " and "including" are interchangeable and not intended to be limiting. Furthermore, where the description of one or more embodiments uses the term "comprising, " those skilled in the art would understand that, in some specific instances, the embodiment or embodiments can be alternatively described using the language "consisting essentially of and/or "consisting of. " It should also be understood that in some embodiments the order of steps or order for performing certain actions is immaterial so long as the present teachings remain operable. Moreover, in some embodiments two or more steps or actions can be conducted simultaneously.
[0030] Vertical channel silicon carbide junction field effect transistors have been proposed as devices with vertical or nearly vertical sidewalls [1], [2]. Devices having vertical sidewalls have several disadvantages. First, it is difficult to achieve uniform p+ sidewall doping using straightforward fabrication processes (e.g., ion implantation).
[0031] Idealized structures having uniformly doped sidewalls are shown schematically in FIG. IA (off-state) and in FIG. 1C (on-state). Normal incident ion implantation, however, results in non-uniform, low doped sidewalls as shown in the actual structures depicted in FIG. IB (off-state) and FIG. ID (on-state).
[0032] It has been proposed to use angled ion implantation to dope the sidewalls [I]. Even with this approach, however, it is not possible to achieve the idealized structure with uniform channel width (W>) as shown in FIGS. IA (off-state) and 1C (on-state). In particular, an angled implant will still result in heavier doping near the trench bottom and non-uniform doping along the sidewall. Furthermore, for angled ion implantation the wafer must be rotated during implantation to insure similar doping on both sidewalls. Unfortunately, ion implantation for SiC is expensive. In particular, there is very little diffusion in SiC so the desired profile must be achieved via implantation (i.e., the "as implanted" profile). As a result, multiple implants at different energies are often required to achieve the desired profile. In addition, for SiC devices the substrate is usually heated to high temperatures (e.g., ~ 6000C) during implantation to reduce lattice damage. Therefore, a manufacturing process involving rotation of the wafer and angled implantation adds significantly to the process complexity and cost.
[0033] A schematic of an actual device having some degree of variation in wch along the length of the channel (Lch) is shown in FIG. IB (off-state) and FIG. ID (on-state). The electrical characteristics of the device will be determined by the point or segment of the channel where the depletion regions from the opposing gates meet. Overlap of the depletion regions at the narrowest point of the channel creates an energy barrier between the drain and source thus preventing current flow. The height and shape of the barrier simultaneously determines the forward conduction characteristics (including the threshold voltage) as well as the reverse blocking characteristics of the device. The finger width (wf) of the device determines whether the device is normally-on or normally-off at zero gate bias. For large wy, the depletion regions of the opposing gate-channel p-n junctions do not overlap and a conducting channel exists at zero gate bias (i.e., normally-on device/negative threshold voltage). As wy is reduced, overlap of the depletion regions prevents current flow at zero bias (i.e. normally-off device/positive threshold voltage).
[0034] The degree of overlap sets the barrier at zero gate bias and consequently the threshold voltage. For a normally-off device, the barrier at zero gate bias should be able to prevent excessive current flow at the rated blocking voltage. A high drain voltage lowers the barrier through the well-known drain-induced barrier lowering (DIBL) phenomenon. The DIBL effect is reduced as the barrier is moved away from the drain and closer to the source. This highlights another obvious disadvantage of ion-implanted vertical sidewalls: the channel width {wch) is narrow at the drain-end of the channel (see FIG ID). As a result, the barrier formed there is very susceptible to DIBL, which consequently reduces the blocking voltage of the device. In effect, the device has poor electrostatic integrity.
[0035] A related issue is reduced saturation current in the on-state. When the gate bias is increased above the threshold voltage, the gate depletion region decreases and a conducting channel is formed between drain and source. However, for large drain voltages, the gate-drain p-n junction becomes reverse biased and the depletion region at the drain-end of the channel increases until the conducting channel is pinched off and the current "saturates". The practical implementation of a JFET with vertical sidewalls and implanted gate will have a narrow wch at the drain-end of the channel and therefore pinch- off at low drain bias leading to undesirably low saturation current.
[0036] According to some embodiments, a vertical channel JFET with sloped sidewalls is provided. A device of this type is depicted in FIG. 2. As shown in FIG. 2, the device comprises an n+ substrate, an n+ buffer layer on the substrate, an n- drift layer on the buffer layer and an n channel layer on the drift layer. As also shown in FIG. 2, the channel layer comprises a raised region having an upper surface opposite the drift layer. A source layer is on the upper surface of the raised region.
[0037] As also shown in FIG. 2, the raised region has sloped sidewalls which form an angle θ with a line drawn perpendicular to the substrate surface. According to some embodiments, the sidewalls can be sloped sufficiently to insure that the channel width (yvch) at the source end of the channel is smaller than wch at the drain end of the channel. To meet this requirement, the sidewall angle θ can be greater than 5° for common structures. The advantages of this structure include the following:
• In the off-state, the barrier to electron flow from source to drain is located at source (furthest from the drain) which reduces DIBL and increase the blocking voltage of the device;
• The wide channel at the drain-end increases the drain voltage required to pinch-off the channel during the on-state, thereby increasing the saturation current; and
• This structure is compatible with normal-incident ion implantation thus simplifying the implant process and reducing cost.
[0038] If the gate region is formed by ion implantation, the region between the source and gate can be heavily implanted resulting in lattice damage as well as a p+n+ gate- source junction (see FIG. 2) with a narrow depletion region and hence a high electric field. These factors could lead to increased gate-source leakage. Therefore, according to some embodiments, a device is provided having dual slope sidewalls as shown in FIG. 3.
[0039] As shown in FIG. 3, the device comprises an n+ substrate, an n+ buffer layer on the substrate, an n- drift layer on the buffer layer and an n channel layer on the drift layer. The channel layer comprises a raised region having an upper surface opposite the drift layer. An n+ source layer is on the upper surface of the raised region.
[0040] As shown in FIG. 3, the dual-slope sidewall comprises an upper primary slope segment and lower secondary slope segment. According to some embodiments, the primary slope is approximately vertical (e.g. 6*less than +/- 5°). As the primary slope approaches vertical, the p-type implant concentration and hence the implant damage can be reduced at the gate-source junction. [0041] In the dual-slope device, the electron barrier is located at the start of the secondary slope. Therefore, according to some embodiments, the secondary slope can be located as close to the source as possible. According to some embodiments, the secondary slope can start no further away from the source than half of the channel length. This is closer to the drain than in the single slope sidewall case but still further away than in the vertical sidewall case. The angle of the secondary slope can be greater than 5°. Accordingly, the dual-slope sidewall provides improved DIBL and saturation current relative to the vertical sidewall device while still reducing the p-type doping concentration and implant damage near the gate-source p-n junction, both of which reduce gate-source leakage.
[0042] The devices having sloped sidewalls as described herein can be vertical junction field effect transistors in general (e.g., both normally-on and normally-off transistors) fabricated using known semiconductors.
[0043] FIGS. 4A and 4B show device characteristics (Id-Vg: drain current vs. gate voltage) as a function of drain voltage for a single slope device (FIG. 4A) and a dual- slope device (FIG. 4B). The degree of DIBL is indicated by the negative shift of the Id- Vg curve with increasing drain voltage. As can be seen from FIGS. 4A and 4B, the single slope device has less DIBL than the dual slope device. The dual slope device, in turn, has less DIBL than a vertical sidewall device.
[0044] As described above, the single slope device has less DIBL than the dual slope device which in turn has less DIBL than a vertical sidewall device. One of the main advantages of the dual-slope structure (i.e., reduced gate-source leakage) can be seen by examining the device yield for gate-source leakage.
[0045] FIG. 5A shows gate-source leakage yield for a single slope device while FIG. 5B shows gate-source leakage yield for a dual-slope device. The devices were fabricated simultaneously with the only difference being the finger profile (i.e. single slope vs. dual slope). The dual-slope device shows less leakage, and hence higher yield, particularly at -10V. FIG. 5C is a Table summarizing the data from FIGS. 5A and 5B for single slope and dual slope devices.
[0046] FIGS. 6A and 6B are schematics showing the measurement of gate-source (G-S) leakage for devices with single-slope (FIG. 6A) and multi-slope (FIG. 6B) fingers. Gate- source voltage (Vgs) was measured for 5 μA reverse leakage.
[0047] FIG. 7 is a graph showing reverse bias voltage corresponding to a leakage current of 5 μA for devices with single-slope and multi-slope fingers as shown in FIGS. 6 A and 6B, respectively. As shown in FIG. 7, reverse bias voltage corresponding to a leakage current of 5 μA is much higher for devices with multi-slope fingers compared to single- slope fingers. As also can be seen in FIG. 7, the device with the dual-slope profile clearly demonstrates less reverse gate-source leakage than the device with the single-slope profile.
[0048] FIG. 8 is a graph showing gate-source P-N junction reverse leakage measured in amps at a gate-source voltage (Vgs) of -15 V for devices with single-slope and multi-slope fingers. As can be seen from FIG. 8, gate-source leakage is much higher for the device with the single-slope profile.
[0049] The semiconductor material used to manufacture the devices can be a wide- bandgap semiconductor material (i.e., a semiconductor material with EQ>2 eV). Exemplary non- limiting examples of wide-bandgap semiconductor materials include silicon carbide (SiC) and Group III nitride compounds (e.g., gallium nitride GaN).
[0050] The layers of the device can be formed by doping the layers with donor or acceptor materials using known techniques. Exemplary donor materials for SiC include nitrogen and phosphorus. Nitrogen is a preferred donor material for SiC. Exemplary acceptor materials for doping SiC include boron and aluminum. Aluminum is a preferred acceptor material for SiC. The above materials are merely exemplary, however, and any acceptor and donor materials which can be doped into silicon carbide can be used.
[0051] The dopant concentrations and thicknesses of the various layers of the device described herein can be varied to produce a device having desired characteristics for a particular application. Similarly, the dimensions of the various features of the device can also be varied to produce a device having desired characteristics for a particular application. The channel layer can have thickness of 0.5 to 5 μm and a doping concentration of 1x1016 to IxIO18 cm"3. The drift layer can have a thickness of 5 to 15 μm and a doping concentration of 4xlO15 to 2xlO16 cm"3. The substrate can have a thickness of 100 to 500 μm and a doping concentration of IxIO19 to 5xlO19 cm"3. The source layer can have a thickness of 0.1 to 1.0 μm and a doping concentration of IxIO19 to IxIO20 cm" 3. The implanted gate regions can have a doping concentration of 5xlO18 to IxIO20 cm"3. The optional buffer layer can have a thickness of 0.1 to 1.0 μm and a doping concentration of 5xlO17 to 5xlO18 cm"3. These dopant concentrations and thicknesses are merely exemplary and are not intended to be limiting.
[0052] The buffer, drift, channel and source layers of semiconductor material can be formed by epitaxial growth on a suitable substrate. The layers can be doped during epitaxial growth.
[0053] While the foregoing specification teaches the principles of the present invention, with examples provided for the purpose of illustration, it will be appreciated by one skilled in the art from reading this disclosure that various changes in form and detail can be made without departing from the true scope of the invention. REFERENCES
[1] U.S. Patent Application Publication No. 2007/0187715 Al, "Power Junction Field Effect Power Transistor with Highly Vertical Channel and Uniform Channel Opening"
[2] U.S. Patent No. 5,903,020, "Silicon Carbide Static Induction Transistor Structure"

Claims

WHAT IS CLAIMED IS:
1. A semiconductor device comprising: a substrate layer of a semiconductor material of a first conductivity type; a channel layer of a semiconductor material of the first conductivity type on an upper surface of the substrate layer, the channel layer comprising one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate layer, wherein the one or more raised regions comprises an inner portion of a semiconductor material of the first conductivity type and outer portions of a semiconductor material of a second conductivity type different than the first conductivity type, wherein the outer portions are adjacent to the first and second sidewalls; gate regions of semiconductor material of the second conductivity type in the lower surface of the channel layer adjacent to and contiguous with the outer portions of adjacent raised regions; and a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
2. The semiconductor device of Claim 1, wherein the first and second sidewalls adjacent the upper surfaces of the one or more raised regions are oriented at an angle of < 5° from vertical to the upper surface of the substrate layer.
3. The semiconductor device of Claim 1, wherein the first and second sidewalls adjacent the upper surfaces of the one or more raised regions are oriented at an angle of < 2° from vertical to the upper surface of the substrate layer.
4. The semiconductor device of Claim 1, wherein the first and second sidewalls adjacent the lower surface of the channel layer are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate layer for at least half of the distance between a lower surface of the gate region proximate the substrate layer and the upper surface of the raised regions.
5. The semiconductor device of Claim 1, wherein the vertical distance between the surface of the channel layer proximate the substrate and the upper surface of the raised regions is 0.5 to 5 μm and wherein the channel layer has a doping concentration of lxl016 to IxIO18 Cm"3.
6. The semiconductor device of Claim 1, wherein the substrate has a thickness of 100 to 500 μm and a doping concentration of IxIO19 to 5xlO19 cm"3.
7. The semiconductor device of Claim 1, wherein the source layer has a thickness of 0.1 to 1.0 μm and a doping concentration of IxIO19 to IxIO20 cm"3.
8. The semiconductor device of Claim 1, wherein the outer portions of the raised regions and the gate regions each have a doping concentration of 5xlO18 to IxIO20 cm"3.
9. The semiconductor device of Claim 1, further comprising a drift layer of a semiconductor material of the first conductivity type between the substrate and the channel layer.
10. The semiconductor device of Claim 9, wherein the drift layer has a thickness of 5 to 15 μm and a doping concentration of 4x1015 to 2x1016 cm"3.
11. The semiconductor device of Claim 1, further comprising a buffer layer between the substrate and the channel layer.
12. The semiconductor device of Claim 9, further comprising a buffer layer between the substrate and the drift layer.
13. The semiconductor device of Claim 11 , wherein the buffer layer has a thickness of 0.1 to 1 μm and a doping concentration of 5xlO17 to 5xlO18 cm"3.
14. The semiconductor device of Claim 1, wherein the device comprises a plurality of raised regions, wherein the plurality of raised regions are elongate and are arranged in spaced relationship as fingers.
15. The semiconductor device of Claim 1, wherein the semiconductor material of the first conductivity type is an n-type semiconductor material and wherein the semiconductor material of the second conductivity type is a p-type semiconductor material.
16. The semiconductor device of Claim 1, wherein the semiconductor material is a wide band-gap semiconductor material.
17. The semiconductor device of Claim 1, wherein the semiconductor material is SiC.
18. The semiconductor device of Claim 1, wherein the device is a Junction Field- Effect Transistor (JFET).
19. The semiconductor device of Claim 1, further comprising: a first gate contact on the lower surface of the channel layer; a source contact on the source layer; and a drain contact on the substrate layer opposite the channel layer.
20. A circuit comprising the semiconductor device of Claim 19.
21. The circuit of Claim 20, wherein the circuit is an integrated circuit.
22. A method comprising: implanting ions into a channel layer of a semiconductor material of a first conductivity type to form implanted gate regions of semiconductor material of a second conductivity type different than the first conductivity type, wherein the channel layer is on an upper surface of a substrate layer and wherein the channel layer comprises one or more raised regions comprising an upper surface and first and second sidewalls separated by a lower surface, wherein the first and second sidewalls of the raised regions adjacent the lower surface are tapered inward and form an angle of at least 5° from vertical to the upper surface of the substrate, wherein the implanted gate regions are formed in the sidewalls and in the lower surface of the channel layer; and forming a source layer of a semiconductor material of the first conductivity type on the upper surfaces of the one or more raised regions.
23. The method of Claim 22, wherein the ions are implanted into the channel layer at an angle of +/- 2° from vertical to the upper surface of the substrate.
24. The method of Claim 22, wherein the first and second sidewalls adjacent the upper surfaces of the one or more raised regions are oriented at an angle of < 5° from vertical to the upper surface of the substrate layer.
25. The method of Claim 22, wherein the first and second sidewalls adjacent the upper surfaces of the one or more raised regions are oriented at an angle of < 2° from vertical to the upper surface of the substrate layer.
26. The method of Claim 22, further comprising a drift layer of a semiconductor material of the first conductivity type between the substrate and the channel layer.
27. The method of Claim 22, further comprising a buffer layer between the substrate and the channel layer.
28. The method of Claim 26, further comprising a buffer layer between the substrate and the drift layer.
29. The method of Claim 22, wherein the device comprises a plurality of raised regions, wherein the plurality of raised regions are elongate and are arranged in spaced relationship as fingers.
30. The method of Claim 22, wherein the semiconductor material of the first conductivity type is an n-type semiconductor material and wherein the semiconductor material of the second conductivity type is a p-type semiconductor material.
31. The method of Claim 22, further comprising: forming a gate contact on the lower surface of the channel layer; forming a source contact on the source layer; and forming a drain contact on the substrate layer opposite the channel layer.
32. The semiconductor device of Claim 12, wherein the buffer layer has a thickness of 0.1 to 1 μm and a doping concentration of 5xlO17 to 5xlO18 cm"3.
PCT/US2009/063391 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making WO2010054073A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
EP09825407.1A EP2345082A4 (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making
CA2740223A CA2740223A1 (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making
AU2009313533A AU2009313533A1 (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making
NZ592399A NZ592399A (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making
CN2009801484358A CN102239563B (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making same
JP2011534919A JP5735429B2 (en) 2008-11-05 2009-11-05 Vertical junction field effect transistor having slope sidewalls and method of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11143708P 2008-11-05 2008-11-05
US61/111,437 2008-11-05

Publications (2)

Publication Number Publication Date
WO2010054073A2 true WO2010054073A2 (en) 2010-05-14
WO2010054073A3 WO2010054073A3 (en) 2010-07-15

Family

ID=42153543

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/063391 WO2010054073A2 (en) 2008-11-05 2009-11-05 Vertical junction field effect transistors having sloped sidewalls and methods of making

Country Status (9)

Country Link
US (3) US8058655B2 (en)
EP (1) EP2345082A4 (en)
JP (1) JP5735429B2 (en)
KR (1) KR20110099006A (en)
CN (1) CN102239563B (en)
AU (1) AU2009313533A1 (en)
CA (1) CA2740223A1 (en)
NZ (1) NZ592399A (en)
WO (1) WO2010054073A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013026035A1 (en) * 2011-08-17 2013-02-21 Ramgoss, Inc. Vertical field effect transistor on oxide semiconductor substrate and method of manufacturing the same
EP2577735A2 (en) * 2010-05-25 2013-04-10 Ss Sc Ip, Llc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
CN103858236A (en) * 2011-08-04 2014-06-11 阿沃吉有限公司 Method and system for a GaN vertical jfet utilizing a regrown gate
CN108028203A (en) * 2015-07-14 2018-05-11 美国联合碳化硅公司 Vertical JFET and its manufacture method

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7704178B2 (en) 2006-07-05 2010-04-27 United Technologies Corporation Oil baffle for gas turbine fan drive gear system
US8667688B2 (en) 2006-07-05 2014-03-11 United Technologies Corporation Method of assembly for gas turbine fan drive gear system
JP5735429B2 (en) * 2008-11-05 2015-06-17 パワー・インテグレーションズ・インコーポレーテッド Vertical junction field effect transistor having slope sidewalls and method of manufacturing the same
CN102549752B (en) * 2009-06-19 2014-08-20 Pi公司 Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
US9136116B2 (en) * 2011-08-04 2015-09-15 Avogy, Inc. Method and system for formation of P-N junctions in gallium nitride based electronics
US8969912B2 (en) 2011-08-04 2015-03-03 Avogy, Inc. Method and system for a GaN vertical JFET utilizing a regrown channel
US8946788B2 (en) 2011-08-04 2015-02-03 Avogy, Inc. Method and system for doping control in gallium nitride based devices
US8866147B2 (en) * 2011-12-22 2014-10-21 Avogy, Inc. Method and system for a GaN self-aligned vertical MESFET
US8698164B2 (en) 2011-12-09 2014-04-15 Avogy, Inc. Vertical GaN JFET with gate source electrodes on regrown gate
US8502234B2 (en) 2011-11-04 2013-08-06 Agovy, Inc. Monolithically integrated vertical JFET and Schottky diode
US9006800B2 (en) 2011-12-14 2015-04-14 Avogy, Inc. Ingan ohmic source contacts for vertical power devices
US9472684B2 (en) * 2012-11-13 2016-10-18 Avogy, Inc. Lateral GaN JFET with vertical drift region
US8937317B2 (en) 2012-12-28 2015-01-20 Avogy, Inc. Method and system for co-packaging gallium nitride electronics
CN103151391B (en) 2013-03-18 2015-08-12 北京大学 The short grid tunneling field-effect transistor of vertical non-uniform doped channel and preparation method
JP6073719B2 (en) * 2013-03-21 2017-02-01 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
US9324645B2 (en) 2013-05-23 2016-04-26 Avogy, Inc. Method and system for co-packaging vertical gallium nitride power devices
EP3005419A4 (en) 2013-06-06 2017-03-15 United Silicon Carbide Inc. Trench shield connected jfet
JP6138619B2 (en) * 2013-07-30 2017-05-31 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
US8947154B1 (en) 2013-10-03 2015-02-03 Avogy, Inc. Method and system for operating gallium nitride electronics
CN103594376B (en) * 2013-11-08 2016-02-17 北京大学 A kind of knot modulation type tunneling field-effect transistor and preparation method thereof
US9324809B2 (en) 2013-11-18 2016-04-26 Avogy, Inc. Method and system for interleaved boost converter with co-packaged gallium nitride power devices
US10396215B2 (en) 2015-03-10 2019-08-27 United Silicon Carbide, Inc. Trench vertical JFET with improved threshold voltage control
CN106298660A (en) * 2015-05-19 2017-01-04 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor device and preparation method thereof, electronic installation
CN116705861A (en) * 2016-09-09 2023-09-05 美国联合碳化硅公司 Trench vertical JFET with improved threshold voltage control
US20230327026A1 (en) * 2022-03-25 2023-10-12 Wolfspeed, Inc. Power semiconductor device with shallow conduction region

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5747831A (en) 1994-07-01 1998-05-05 Daimler-Benz Aktiengesellschaft SIC field-effect transistor array with ring type trenches and method of producing them
US20070254452A1 (en) 2006-04-26 2007-11-01 Luigi Merlin Mask structure for manufacture of trench type semiconductor device

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5127780A (en) * 1974-08-30 1976-03-08 Matsushita Electric Ind Co Ltd TATEGATADENKAIKOKATORANJISUTA OYOBI SONOSEIZOHOHO
US4262296A (en) * 1979-07-27 1981-04-14 General Electric Company Vertical field effect transistor with improved gate and channel structure
US5903020A (en) 1997-06-18 1999-05-11 Northrop Grumman Corporation Silicon carbide static induction transistor structure
US6967372B2 (en) 2001-04-10 2005-11-22 Silicon Storage Technology, Inc. Semiconductor memory array of floating gate memory cells with vertical control gate sidewalls and insulation spacers
US6891262B2 (en) * 2001-07-19 2005-05-10 Sony Corporation Semiconductor device and method of producing the same
JP4288907B2 (en) * 2001-08-29 2009-07-01 株式会社デンソー Silicon carbide semiconductor device and manufacturing method thereof
JP2004134547A (en) * 2002-10-10 2004-04-30 Hitachi Ltd Semiconductor device
JP4524735B2 (en) * 2003-06-20 2010-08-18 ルネサスエレクトロニクス株式会社 Semiconductor memory device
JP2005012051A (en) * 2003-06-20 2005-01-13 Toshiba Corp High withstand voltage semiconductor device and its manufacturing method
US20050067630A1 (en) 2003-09-25 2005-03-31 Zhao Jian H. Vertical junction field effect power transistor
CN100565908C (en) * 2004-07-08 2009-12-02 半南实验室公司 Monolithic vertical junction field-effect transistor and Schottky barrier diode and manufacture method thereof by the carborundum manufacturing
US7202528B2 (en) * 2004-12-01 2007-04-10 Semisouth Laboratories, Inc. Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
JP4890765B2 (en) * 2005-01-18 2012-03-07 株式会社日立製作所 Semiconductor device and manufacturing method thereof
US7279368B2 (en) * 2005-03-04 2007-10-09 Cree, Inc. Method of manufacturing a vertical junction field effect transistor having an epitaxial gate
US7834376B2 (en) * 2005-03-04 2010-11-16 Siliconix Technology C. V. Power semiconductor switch
US7977713B2 (en) * 2008-05-08 2011-07-12 Semisouth Laboratories, Inc. Semiconductor devices with non-punch-through semiconductor channels having enhanced conduction and methods of making
US7994548B2 (en) * 2008-05-08 2011-08-09 Semisouth Laboratories, Inc. Semiconductor devices with non-punch-through semiconductor channels having enhanced conduction and methods of making
JP5735429B2 (en) * 2008-11-05 2015-06-17 パワー・インテグレーションズ・インコーポレーテッド Vertical junction field effect transistor having slope sidewalls and method of manufacturing the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5747831A (en) 1994-07-01 1998-05-05 Daimler-Benz Aktiengesellschaft SIC field-effect transistor array with ring type trenches and method of producing them
US20070254452A1 (en) 2006-04-26 2007-11-01 Luigi Merlin Mask structure for manufacture of trench type semiconductor device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2345082A4

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2577735A2 (en) * 2010-05-25 2013-04-10 Ss Sc Ip, Llc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
JP2013530527A (en) * 2010-05-25 2013-07-25 エスエス エスシー アイピー、エルエルシー Self-aligned semiconductor device with reduced gate-source leakage under reverse bias and fabrication method
EP2577735A4 (en) * 2010-05-25 2014-07-02 Power Integrations Inc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
CN103858236A (en) * 2011-08-04 2014-06-11 阿沃吉有限公司 Method and system for a GaN vertical jfet utilizing a regrown gate
WO2013026035A1 (en) * 2011-08-17 2013-02-21 Ramgoss, Inc. Vertical field effect transistor on oxide semiconductor substrate and method of manufacturing the same
JP2014527302A (en) * 2011-08-17 2014-10-09 ラムゴス インコーポレイテッド Vertical field effect transistor on oxide semiconductor substrate and method for manufacturing the same
US9112048B2 (en) 2011-08-17 2015-08-18 Ramgoss Inc. Vertical field effect transistor on oxide semiconductor substrate
CN108028203A (en) * 2015-07-14 2018-05-11 美国联合碳化硅公司 Vertical JFET and its manufacture method

Also Published As

Publication number Publication date
US8202772B2 (en) 2012-06-19
CN102239563A (en) 2011-11-09
US8058655B2 (en) 2011-11-15
US20110020991A1 (en) 2011-01-27
CA2740223A1 (en) 2010-05-14
JP5735429B2 (en) 2015-06-17
KR20110099006A (en) 2011-09-05
US20120223340A1 (en) 2012-09-06
EP2345082A4 (en) 2013-07-31
EP2345082A2 (en) 2011-07-20
US20100148186A1 (en) 2010-06-17
US8513675B2 (en) 2013-08-20
AU2009313533A1 (en) 2010-05-14
WO2010054073A3 (en) 2010-07-15
NZ592399A (en) 2013-12-20
JP2012508455A (en) 2012-04-05
CN102239563B (en) 2013-08-14

Similar Documents

Publication Publication Date Title
US8513675B2 (en) Vertical junction field effect transistors having sloped sidewalls and methods of making
CN102084484B (en) Semiconductor devices with non-punch-through semiconductor channels having enhanced conduction and methods of making
KR20120031071A (en) Vertical junction field effect transistors and diodes having graded doped regions and methods of making
CN111009470A (en) Semiconductor device with a SiC semiconductor body and method for producing a semiconductor device
US8659057B2 (en) Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
AU2009236500A1 (en) Methods of making lateral junction field effect transistors using selective epitaxial growth
US7772613B2 (en) Semiconductor device with large blocking voltage and method of manufacturing the same
JP2010027833A (en) Silicon carbide semiconductor device and its manufacturing method
WO2019019395A1 (en) Silicon carbide switch device and manufacturing method therefor
US20200185493A1 (en) Semiconductor device and method of making thereof
US10158012B1 (en) Semiconductor device
US10811494B2 (en) Method and assembly for mitigating short channel effects in silicon carbide MOSFET devices
KR102335328B1 (en) Method for manufacturing semiconductor device
US9728599B1 (en) Semiconductor device
Zekentes et al. 4H-SiC VJFETs with self-aligned contacts
CN111316447B (en) Method and assembly for mitigating short channel effects in silicon carbide MOSFET devices
Okuno et al. Low on-resistance in normally-off 4H-SiC accumulation MOSFET
KR101571704B1 (en) Method for Manufacturing Silicon Carbide MOSFET

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980148435.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09825407

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2740223

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2009313533

Country of ref document: AU

WWE Wipo information: entry into national phase

Ref document number: 592399

Country of ref document: NZ

WWE Wipo information: entry into national phase

Ref document number: 2011534919

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2009313533

Country of ref document: AU

Date of ref document: 20091105

Kind code of ref document: A

REEP Request for entry into the european phase

Ref document number: 2009825407

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2009825407

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20117012555

Country of ref document: KR

Kind code of ref document: A