WO2010009338A2 - Gpu bezier path rasterization - Google Patents
Gpu bezier path rasterization Download PDFInfo
- Publication number
- WO2010009338A2 WO2010009338A2 PCT/US2009/050886 US2009050886W WO2010009338A2 WO 2010009338 A2 WO2010009338 A2 WO 2010009338A2 US 2009050886 W US2009050886 W US 2009050886W WO 2010009338 A2 WO2010009338 A2 WO 2010009338A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- edge
- sampling
- shader
- component
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T11/00—2D [Two Dimensional] image generation
- G06T11/40—Filling a planar surface by adding surface attributes, e.g. colour or texture
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T11/00—2D [Two Dimensional] image generation
- G06T11/20—Drawing from basic elements, e.g. lines or circles
- G06T11/203—Drawing of straight lines or curves
Definitions
- a traditional approach to anti-aliasing is supersampling where the technique includes conceptually drawing at a higher resolution and then downsampling with a filter pattern to produce anti-aliasing results.
- a shortcoming of supersampling is that it generally scales in performance with the number of samples and for high user interface (UI) quality sixteen samples or more should be used. This can result in approximately sixteen times in speed reduction and sixteen times the memory requirement, based on the implementation.
- a multi-pass approach can be employed, which is slower, but uses less memory.
- Another approach to anti-aliasing is that which is supported by the hardware natively and which includes multi-sample buffers that run the pixel shader once per pixel.
- This approach produces the coverage information for the geometry at a higher resolution and generates the anti-aliasing information for the triangle data.
- the multi-sample approach has shortcomings. The quality varies significantly with the specific parts. Most hardware has some minimum number of samples (e.g., four samples) which is insufficient for high quality vector graphics. Moreover, multi-sample anti-aliasing is different from different GPU vendors providing an inconsistent look. Additionally, multi-sample anti-aliasing can run the pixel shader only once per pixel. Thus, using Bezier flattening techniques in a pixel shader results in an aliased output because pixel shader evaluation of curves is suboptimum.
- a third approach to anti-aliasing that is commonly used involves techniques based on the distance from a sample point to an edge.
- the distance from the edge of the geometry can be computed and the alpha falloff produced to obtain an anti-aliased result.
- draw can be completely aliased without the cost of supersampling and without the additional costs associated with multi-sample buffer.
- Anti-alias edges along the Bezier can be obtained; however, because the pixel shader is only run once per pixel and because the pixel shader will only run on the pixel if the pixel is contained within the geometry, if the geometry is thin then this approach is incapable of rendering the thin geometry.
- the multi-sample buffer helps with corners because the corners often have associated geometry that also matches the corners and in some way produces a masking effect on the edge for the multi- sample buffer.
- this approach still does not solve the thin feature problem in cases where there is no edge geometry, for example, when Bezier flattening is done in the pixel shader near a thin feature. Basically the one pixel wide curves disappear, and corners, although better, are not accurate with multi-sample buffer.
- the disclosed architecture at least solves a problem of drawing a basic curve using a graphics processing unit (GPU) and, obtaining high quality antialiasing in the output.
- graphics processing unit GPU
- supersampling is employed to produce pixel shader samples at higher frequency to allow the pixel shader to run on all the relevant pixels for thin shape support.
- a vertex shader computes anti-aliasing sampling information.
- a triangulation algorithm is employed that can supersample only along the edges rather than the entire shape.
- the technique is a hybrid of supersampling and an approach for computing distance from a feature edge with Bezier evaluation.
- the technique creates some supersampling of a small number of supersamples (e.g., three or four samples) which can slow processes accordingly based on the number of supersamples. For example, when using four supersamples, processes can be slowed down by a factor of four and that by itself is insufficient quality for rendering in the user interface (UI). However, this is sufficient quality to pick up the thin features. In other words, by supersampling a little, samples can be produced on both sides of a thin stroked edge, which causes thin features to be detectable by some pixel.
- UI user interface
- FIG. 1 illustrates a computer- implemented graphics processing system in accordance with the disclosed architecture.
- FIG. 2 illustrates a more detailed graphics processing system in accordance with the disclosed architecture.
- FIG. 3 illustrates a flow block diagram for GPU path rasterization.
- FIG. 4 illustrates a computer-implemented method of processing graphics.
- FIG. 5 illustrates a method of path rasterization.
- FIG. 6 illustrates a method of sampling an edge.
- FIG. 7 illustrates a block diagram of a computing system operable to employ a GPU that generates Bezier path rasterization in accordance with the disclosed architecture.
- the disclosed architecture at least solves the problem of drawing a basic curve using the graphics processing unit (GPU) and obtaining high quality antialiasing in the output.
- Supersampling is employed to produce pixel shader samples on both sides of a thin feature to allow shader processing on all the relevant pixels for thin shapes (e.g., 1-pixel wide lines).
- a vertex shader computes anti-aliasing sampling information, rather than using ddx/ddy to approximate the distance from an edge.
- a ddx instruction computes approximate partial derivatives with respect to the X window coordinate to yield a result vector. The partial derivatives are evaluated at the center of the pixel.
- the ddy instruction computes approximate partial derivatives with respect to the Y window coordinate to yield a result vector.
- the partial derivatives are also evaluated at the center of the pixel.
- a triangulation algorithm is employed that can supersample only along the edges rather than sampling the entire shape.
- FIG. 1 illustrates a computer-implemented graphics processing system 100 in accordance with the disclosed architecture.
- the system 100 includes a sampling component 102 for sampling an edge 104 of an object 106 in an image 108 (a scene) to resolve geometry information.
- the system 100 can also include a quality component 110 for increasing quality of the image 108 by computing anti-aliasing sampling information 112.
- the sampling component 102 supersamples the edge 104 to produce samples for a shader.
- the shader can be a pixel shader that samples at a higher frequency (to run on both sides of the edge 104) to run on pixels relevant to the edge 104.
- the system 100 and other embodiments described herein employ supersampling and an approach for computing distance from a feature edge or Bezier evaluation. To avoid missing some features the technique creates some supersampling of a small number of supersamples (e.g., three or four samples) which can slow processes accordingly based on the number of supersamples.
- the system 100 can be employed entirely in the GPU by using supersampling in the GPU and one or more shaders to produce additional samples. It is to be understood that an alternative implementation employs FPGA (field programmable gate array) technology where the software is employed in a hardware solution. Generally, one approach provides the ability to vary the number of times the pixel shader runs per pixel (which can be assisted by the utilization of multi-sample buffers).
- FPGA field programmable gate array
- FIG. 2 illustrates a more detailed graphics processing system 200 in accordance with the disclosed architecture.
- the system 200 includes the sampling component 102 for sampling the edge 104 of the object 106 in the image 108 (a scene) to resolve the geometry information.
- the system 200 also includes the quality component 110 for increasing the quality of the image 108 by computing the anti-aliasing sampling information 112.
- the system 200 can further comprise a triangulation component 202 for generating triangle data as texture data supersampling on sides of the edge 104 and converting supersamples into texture data.
- a shader component 204 can include one or more shaders that facilitate final path rasterization of a Bezier path.
- the shader component 204 can include a vertex shader for computing offset texture units based on a supersampled aspect of a thin feature, a pixel shader for performing additional sampling using the offset texture units, and a downsampling shader for downsampling the scene to produce a final scene result.
- the aspect can be an edge of the thin feature, which edge is 1 -pixel wide.
- the pixel shader runs at a higher frequency to capture thin geometry features.
- the offset texture units that are computed by the vertex shader are utilized as antialiasing sampling information.
- the triangulation component 202 can generate triangle data as the offset texture units based on triangulation along a Bezier curve as applied to the thin feature.
- the vertex shader, pixel shader and downsampling shader operate exclusively on a GPU to provide Bezier path rasterization.
- the sampling component 102 can include a pixel shader for supersampling the edge of the thin feature.
- FIG. 3 illustrates a flow block diagram 300 for GPU path rasterization.
- the process can begin with two frame systems: an initial frame system 302 and then a redrawn frame system 304 for final rendering.
- the processing associated with the initial frame system 302 can be performed by the CPU, and the redrawn frame system 304 can be performed by the GPU.
- the triangulation approach utilizes the triangulation component 202 to receive Bezier path descriptions 306 (also referred to as Bezier information) and produces triangulation with the associated Bezier coordinates.
- Bezier coordinates are evaluated per pixel.
- the triangulation is now reusable (as vertex data) and can be drawn several times at different scale factors, transforms, and so on.
- the initial frame system 302 takes the preprocessing work, which can also be performed at authoring time.
- the output of the triangulation component 202 is the triangle data 308 (e.g., coordinates) as or with texture units (or data).
- a tool can be utilized to generate the triangulation data and a runtime load post-processed work.
- the preprocessing work produces the triangle data, which can be performed on the computing system (or CPU).
- the redrawn frame system 304 is the work that is done on the GPU and is performed per frame.
- the work on the redrawn frame system 304 can be animated with scale transforms, and so on.
- the triangle data 308 includes texture units that runs a vertex shader 310 (with anti-aliasing hints) which replicates the triangle coordinates based on the transform, or more specifically, replicates the Bezier terms based on the transforms (as the vertex data with anti-aliasing hints 312) and passes the terms into a pixel shader 314 (which can also perform additional sampling).
- the pixel shader 314 then generates a supersampled buffer for the scene rasterization at 316.
- a downsample shader 318 takes the supersampled buffer contents and then downsamples to the final path (or target) resolution, at 320. So generally, the process redraws the thin feature larger and then re-samples down with a pixel shader to produce the final rasterization.
- FIG. 4 illustrates a computer-implemented method of processing graphics.
- an edge of a feature in an image is oversampled to obtain geometry information.
- anti-aliasing sampling information is computed as offset texture units based on the geometry information.
- additional sampling is performed using the offset texture units.
- the scene is redrawn based on the additional sampling and geometry information.
- the redrawn scene is downsampled to produce final rendered results.
- the offset texture units can be offset Bezier texture units obtained from a Bezier object.
- the method can further comprise running a pixel shader at a higher frequency to obtain samples of a thin feature such as a 1 -pixel wide feature.
- the method can further comprise running a vertex shader to compute the anti-aliasing sampling information, and running a pixel shader to obtain the additional sampling.
- FIG. 5 illustrates a method of path rasterization.
- triangulation is initiated on overscaled render target. For example, with respect to overscaling, both the horizontal and vertical resolutions can be doubled.
- a pixel shader is run on both sides of an edge to obtain samples. Running at higher frequency picks up samples normally missed by one pixel wide lines.
- a vertex shader is run to compute offset Bezier texture units for anti-aliasing based on current trans form(s).
- the scene is drawn.
- a downsample shader is run on the scene to produce the final rendered result.
- FIG. 6 illustrates a method of sampling an edge.
- edge supersampling is initiated.
- triangles are generated for an image feature.
- each triangle is divided into an edge portion and an interior portion.
- the interior portions of the triangles are processed. This can be performed in an aliased mode.
- the pixel edge portions of the triangles are supersampled. For example, the supersampling can be run into a supersampled buffer.
- the edge triangles are redrawn in the destination target object using pixels computed from the supersample. The redraw can be performed using only those pixels computed in the supersample buffer for pixels along the edge.
- the content of the supersample buffer is cleared for the next frame. This can be accomplished by redrawing the edge triangles into the supersampled buffer to clear the content, to the background color, for example, to avoid a full surface clear.
- a component can be, but is not limited to being, a process running on a processor, a processor, a hard disk drive, multiple storage drives (of optical and/or magnetic storage medium), an object, an executable, a thread of execution, a program, and/or a computer.
- both an application running on a server and the server can be a component.
- One or more components can reside within a process and/or thread of execution, and a component can be localized on one computer and/or distributed between two or more computers.
- the word "exemplary” may be used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as "exemplary” is not necessarily to be construed as preferred or advantageous over other aspects or designs. [0037] Referring now to FIG. 7, there is illustrated a block diagram of a computing system 700 operable to employ a GPU that generates Bezier path rasterization in accordance with the disclosed architecture. In order to provide additional context for various aspects thereof, FIG.
- program modules include routines, programs, components, data structures, etc., that perform particular tasks or implement particular abstract data types.
- inventive methods can be practiced with other computer system configurations, including single- processor or multiprocessor computer systems, minicomputers, mainframe computers, as well as personal computers, hand-held computing devices, microprocessor-based or programmable consumer electronics, and the like, each of which can be operatively coupled to one or more associated devices.
- the illustrated aspects can also be practiced in distributed computing environments where certain tasks are performed by remote processing devices that are linked through a communications network.
- program modules can be located in both local and remote memory storage devices.
- a computer typically includes a variety of computer-readable media.
- Computer-readable media can be any available media that can be accessed by the computer and includes volatile and non- volatile media, removable and nonremovable media.
- Computer-readable media can comprise computer storage media and communication media.
- Computer storage media includes volatile and non-volatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data.
- Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital video disk (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by the computer.
- the exemplary computing system 700 for implementing various aspects includes a computer 702 having a processing unit 704, a system memory 706 and a system bus 708.
- the system bus 708 provides an interface for system components including, but not limited to, the system memory 706 to the processing unit 704.
- the processing unit 704 can be any of various commercially available processors.
- the system bus 708 can be any of several types of bus structure that may further interconnect to a memory bus (with or without a memory controller), a peripheral bus, and a local bus using any of a variety of commercially available bus architectures.
- the system memory 706 can include non- volatile memory (NON- VOL) 710 and/or volatile memory 712 (e.g., random access memory (RAM)).
- NON- VOL non- volatile memory
- RAM random access memory
- a basic input/output system (BIOS) can be stored in the non- volatile memory 710 (e.g., ROM, EPROM, EEPROM, etc.), which BIOS are the basic routines that help to transfer information between elements within the computer 702, such as during start-up.
- the volatile memory 712 can also include a high-speed RAM such as static RAM for caching data.
- the computer 702 further includes an internal hard disk drive (HDD) 714 (e.g., EIDE, SATA), which internal HDD 714 may also be configured for external use in a suitable chassis, a magnetic floppy disk drive (FDD) 716, (e.g., to read from or write to a removable diskette 718) and an optical disk drive 720, (e.g., reading a CD-ROM disk 722 or, to read from or write to other high capacity optical media such as a DVD).
- HDD hard disk drive
- FDD magnetic floppy disk drive
- optical disk drive 720 e.g., reading a CD-ROM disk 722 or, to read from or write to other high capacity optical media such as a DVD.
- the HDD 714, FDD 716 and optical disk drive 720 can be connected to the system bus 708 by a HDD interface 724, an FDD interface 726 and an optical drive interface 728, respectively.
- the HDD interface 724 for external drive implementations can include at least one or both of Universal Serial Bus (USB) and IEEE 1394 interface technologies.
- the drives and associated computer-readable media provide nonvolatile storage of data, data structures, computer-executable instructions, and so forth.
- the drives and media accommodate the storage of any data in a suitable digital format.
- computer-readable media refers to a HDD, a removable magnetic diskette (e.g., FDD), and a removable optical media such as a CD or DVD, it should be appreciated by those skilled in the art that other types of media which are readable by a computer, such as zip drives, magnetic cassettes, flash memory cards, cartridges, and the like, may also be used in the exemplary operating environment, and further, that any such media may contain computer-executable instructions for performing novel methods of the disclosed architecture.
- a number of program modules can be stored in the drives and volatile memory 712, including an operating system 730, one or more application programs 732, other program modules 734, and program data 736. All or portions of the operating system, applications, modules, and/or data can also be cached in the volatile memory 712. It is to be appreciated that the disclosed architecture can be implemented with various commercially available operating systems or combinations of operating systems.
- a user can enter commands and information into the computer 702 through one or more wire/wireless input devices, for example, a keyboard 738 and a pointing device, such as a mouse 740.
- Other input devices may include a microphone, an IR remote control, a joystick, a game pad, a stylus pen, touch screen, or the like.
- These and other input devices are often connected to the processing unit 704 through an input device interface 742 that is coupled to the system bus 708, but can be connected by other interfaces such as a parallel port, IEEE 1394 serial port, a game port, a USB port, an IR interface, etc.
- a monitor 744 or other type of display device is also connected to the system bus 708 via an interface, such as a video adaptor 746.
- the adaptor 746 is operable to include the sampling component 102, quality component 110, antialiasing information 112, shader component 204, vertex shader 310, pixel shader 314, downsample shader 318, and associated data (e.g., vertex data with aliasing hints 312, image rasterization 316, and final path rasterization), for example.
- the triangulation component 202 can be operable on the computing 702.
- a computer In addition to the monitor 744, a computer typically includes other peripheral output devices (not shown), such as speakers, printers, etc.
- the computer 702 may operate in a networked environment using logical connections via wire and/or wireless communications to one or more remote computers, such as a remote computer(s) 748.
- the remote computer(s) 748 can be a workstation, a server computer, a router, a personal computer, portable computer, microprocessor-based entertainment appliance, a peer device or other common network node, and typically includes many or all of the elements described relative to the computer 702, although, for purposes of brevity, only a memory/storage device 750 is illustrated.
- the logical connections depicted include wire/wireless connectivity to a local area network (LAN) 752 and/or larger networks, for example, a wide area network (WAN) 754.
- LAN and WAN networking environments are commonplace in offices and companies, and facilitate enterprise- wide computer networks, such as intranets, all of which may connect to a global communications network, for example, the Internet.
- the computer 702 When used in a LAN networking environment, the computer 702 is connected to the LAN 752 through a wire and/or wireless communication network interface or adaptor 756.
- the adaptor 756 can facilitate wire and/or wireless communications to the LAN 752, which may also include a wireless access point disposed thereon for communicating with the wireless functionality of the adaptor 756.
- the computer 702 can include a modem 758, or is connected to a communications server on the WAN 754, or has other means for establishing communications over the WAN 754, such as by way of the Internet.
- the modem 758 which can be internal or external and a wire and/or wireless device, is connected to the system bus 708 via the input device interface 742.
- program modules depicted relative to the computer 702, or portions thereof can be stored in the remote memory/storage device 750. It will be appreciated that the network connections shown are exemplary and other means of establishing a communications link between the computers can be used.
- the computer 702 is operable to communicate with wire and wireless devices or entities using the IEEE 802 family of standards, such as wireless devices operatively disposed in wireless communication (e.g., IEEE 802.11 over-the-air modulation techniques) with, for example, a printer, scanner, desktop and/or portable computer, personal digital assistant (PDA), communications satellite, any piece of equipment or location associated with a wirelessly detectable tag (e.g., a kiosk, news stand, restroom), and telephone.
- PDA personal digital assistant
- the communication can be a predefined structure as with a conventional network or simply an ad hoc communication between at least two devices.
- Wi-Fi networks use radio technologies called IEEE 802.1 Ix (a, b, g, etc.) to provide secure, reliable, fast wireless connectivity.
- a Wi-Fi network can be used to connect computers to each other, to the Internet, and to wire networks (which use IEEE 802.3-related media and functions).
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Image Generation (AREA)
- Image Analysis (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200980128653.5A CN102099832B (zh) | 2008-07-18 | 2009-07-16 | Gpu贝塞尔路径光栅化 |
| EP09798766.3A EP2300984A4 (en) | 2008-07-18 | 2009-07-16 | Gpu bezier path rasterization |
| JP2011518922A JP5476378B2 (ja) | 2008-07-18 | 2009-07-16 | Gpuベジエ・パスのラスター化 |
| IL209404A IL209404A0 (en) | 2008-07-18 | 2010-11-18 | Gpu bezier path rasterization |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/175,454 US20100013854A1 (en) | 2008-07-18 | 2008-07-18 | Gpu bezier path rasterization |
| US12/175,454 | 2008-07-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2010009338A2 true WO2010009338A2 (en) | 2010-01-21 |
| WO2010009338A3 WO2010009338A3 (en) | 2010-04-15 |
Family
ID=41529950
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2009/050886 Ceased WO2010009338A2 (en) | 2008-07-18 | 2009-07-16 | Gpu bezier path rasterization |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20100013854A1 (enExample) |
| EP (1) | EP2300984A4 (enExample) |
| JP (1) | JP5476378B2 (enExample) |
| CN (1) | CN102099832B (enExample) |
| IL (1) | IL209404A0 (enExample) |
| WO (1) | WO2010009338A2 (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8624899B2 (en) | 2010-09-27 | 2014-01-07 | Microsoft Corporation | Arc spline GPU rasterization for cubic Bezier drawing |
| US8872838B2 (en) * | 2011-09-09 | 2014-10-28 | Microsoft Corporation | Primitive composition |
| US9275498B2 (en) * | 2012-08-09 | 2016-03-01 | Qualcomm Incorporated | GPU-accelerated path rendering |
| JP2014056371A (ja) * | 2012-09-12 | 2014-03-27 | Fujitsu Semiconductor Ltd | 画像処理装置 |
| CN104008558B (zh) * | 2013-02-25 | 2017-02-08 | 珠海全志科技股份有限公司 | 贝塞尔曲线光栅化处理方法及系统 |
| DE102013021709A1 (de) * | 2013-03-15 | 2014-09-18 | Nvidia Corporation | Schablonieren-dann-abdecken- pfadbilderzeugung mit gemeinsamen kanten |
| US9384589B2 (en) * | 2013-04-29 | 2016-07-05 | Microsoft Technology Licensing, Llc | Anti-aliasing for geometries |
| US9299181B2 (en) * | 2013-08-28 | 2016-03-29 | Qualcomm Incorporated | Target independent stenciling in graphics processing |
| US10074159B2 (en) * | 2015-12-28 | 2018-09-11 | Volkswagen Ag | System and methodologies for super sampling to enhance anti-aliasing in high resolution meshes |
| CN107818069B (zh) | 2016-09-12 | 2021-10-01 | 阿里巴巴集团控股有限公司 | 数据处理方法及系统 |
| US10157493B2 (en) * | 2017-04-01 | 2018-12-18 | Intel Corporation | Adaptive multisampling based on vertex attributes |
| GB2579113B (en) * | 2019-05-31 | 2021-04-21 | Imagination Tech Ltd | Rendering optimisation |
| GB2579114B (en) | 2019-05-31 | 2021-04-21 | Imagination Tech Ltd | Controlling rendering operations |
Family Cites Families (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5293579A (en) * | 1992-02-18 | 1994-03-08 | Ray Dream, Inc. | Method and apparatus for smoothing jagged edges in a graphics display |
| US6828983B1 (en) * | 2000-05-12 | 2004-12-07 | S3 Graphics Co., Ltd. | Selective super-sampling/adaptive anti-aliasing of complex 3D data |
| US6661424B1 (en) * | 2000-07-07 | 2003-12-09 | Hewlett-Packard Development Company, L.P. | Anti-aliasing in a computer graphics system using a texture mapping subsystem to down-sample super-sampled images |
| US7061507B1 (en) * | 2000-11-12 | 2006-06-13 | Bitboys, Inc. | Antialiasing method and apparatus for video applications |
| US6567099B1 (en) * | 2000-11-15 | 2003-05-20 | Sony Corporation | Method and system for dynamically allocating a frame buffer for efficient anti-aliasing |
| US6724393B2 (en) * | 2001-03-16 | 2004-04-20 | Mitsubishi Electric Research Labs, Inc. | System and method for sculpting digital models |
| US7286138B2 (en) * | 2001-05-08 | 2007-10-23 | Microsoft Corporation | Discontinuity edge overdraw |
| US7145577B2 (en) * | 2001-08-31 | 2006-12-05 | Micron Technology, Inc. | System and method for multi-sampling primitives to reduce aliasing |
| US6894702B2 (en) * | 2002-06-06 | 2005-05-17 | Microsoft Corporation | Dropout control in subpixel rendering |
| US7212205B2 (en) * | 2002-11-12 | 2007-05-01 | Matsushita Electric Industrial Co., Ltd. | Curved surface image processing apparatus and curved surface image processing method |
| US6917369B2 (en) * | 2003-03-25 | 2005-07-12 | Mitsubishi Electric Research Labs, Inc. | Method and apparatus for rendering cell-based distance fields using texture mapping |
| US7006108B2 (en) * | 2003-03-25 | 2006-02-28 | Mitsubishi Electric Research Laboratories, Inc. | Method for generating a composite glyph and rendering a region of the composite glyph in image-order |
| US6982724B2 (en) * | 2003-03-25 | 2006-01-03 | Mitsubishi Electric Research Labs, Inc. | Method for antialiasing an object represented as a two-dimensional distance field in object-order |
| US6954211B2 (en) * | 2003-06-30 | 2005-10-11 | Microsoft Corporation | Hardware-accelerated anti-aliased graphics |
| US6967663B1 (en) * | 2003-09-08 | 2005-11-22 | Nvidia Corporation | Antialiasing using hybrid supersampling-multisampling |
| US7164430B2 (en) * | 2003-09-25 | 2007-01-16 | Via Technologies, Inc. | Anti-aliasing line pixel coverage calculation using programmable shader |
| JP2005100177A (ja) * | 2003-09-25 | 2005-04-14 | Sony Corp | 画像処理装置およびその方法 |
| US7050068B1 (en) * | 2003-12-02 | 2006-05-23 | Nvidia Corporation | Generation of jittered sub-pixel samples using programmable sub-pixel offsets |
| EP1728217A1 (en) * | 2004-03-12 | 2006-12-06 | Philips Intellectual Property & Standards GmbH | Adaptive sampling along edges for surface rendering |
| US7499600B2 (en) * | 2004-05-25 | 2009-03-03 | Nokia Corporation | Method for characterizing a digital imaging system |
| US7239319B2 (en) * | 2004-08-27 | 2007-07-03 | Microsoft Corporation | Rendering outline fonts |
| US7348996B2 (en) * | 2004-09-20 | 2008-03-25 | Telefonaktiebolaget Lm Ericsson (Publ) | Method of and system for pixel sampling |
| GB0426170D0 (en) * | 2004-11-29 | 2004-12-29 | Falanx Microsystems As | Processing of computer graphics |
| US7916144B2 (en) * | 2005-07-13 | 2011-03-29 | Siemens Medical Solutions Usa, Inc. | High speed image reconstruction for k-space trajectory data using graphic processing unit (GPU) |
| US20070070082A1 (en) * | 2005-09-27 | 2007-03-29 | Ati Technologies, Inc. | Sample-level screen-door transparency using programmable transparency sample masks |
| US7466314B2 (en) * | 2005-10-27 | 2008-12-16 | Microsoft Corporation | Resolution-independent surface rendering using programmable graphics hardware |
| US7564459B2 (en) * | 2005-10-31 | 2009-07-21 | Microsoft Corporation | Resolution-independent curve rendering using programmable graphics hardware |
| US7612783B2 (en) * | 2006-05-08 | 2009-11-03 | Ati Technologies Inc. | Advanced anti-aliasing with multiple graphics processing units |
| US8207978B2 (en) * | 2006-06-29 | 2012-06-26 | Intel Corporation | Simplification of 3D texture address computation based on aligned, non-perspective objects |
| US20080024510A1 (en) * | 2006-07-27 | 2008-01-31 | Via Technologies, Inc. | Texture engine, graphics processing unit and video processing method thereof |
| US7924278B2 (en) * | 2006-07-28 | 2011-04-12 | Microsoft Corporation | Real-time GPU rendering of piecewise algebraic surfaces |
| US7605825B1 (en) * | 2006-10-24 | 2009-10-20 | Adobe Systems, Incorporated | Fast zoom-adaptable anti-aliasing of lines using a graphics processing unit |
| US7683914B1 (en) * | 2007-02-12 | 2010-03-23 | Bentley System, Inc. | Triangulation based raster image interpolation |
| US7930653B2 (en) * | 2007-04-17 | 2011-04-19 | Micronic Laser Systems Ab | Triangulating design data and encoding design intent for microlithographic printing |
| US8044956B1 (en) * | 2007-08-03 | 2011-10-25 | Nvidia Corporation | Coverage adaptive multisampling |
| US8044955B1 (en) * | 2007-08-31 | 2011-10-25 | Adobe Systems Incorporated | Dynamic tessellation spreading for resolution-independent GPU anti-aliasing and rendering |
| US7911480B2 (en) * | 2007-10-08 | 2011-03-22 | Via Technologies, Inc. | Compression of multiple-sample-anti-aliasing tile data in a graphics pipeline |
| US7868887B1 (en) * | 2007-10-18 | 2011-01-11 | Adobe Systems Incorporated | Rendering rational quadratic Bézier curves on a GPU |
| US8553046B2 (en) * | 2007-11-09 | 2013-10-08 | Vivante Corporation | Thin-line detection apparatus and method |
| US20090322781A1 (en) * | 2008-06-30 | 2009-12-31 | Mikhail Letavin | Anti-aliasing techniques for image processing |
-
2008
- 2008-07-18 US US12/175,454 patent/US20100013854A1/en not_active Abandoned
-
2009
- 2009-07-16 WO PCT/US2009/050886 patent/WO2010009338A2/en not_active Ceased
- 2009-07-16 CN CN200980128653.5A patent/CN102099832B/zh not_active Expired - Fee Related
- 2009-07-16 EP EP09798766.3A patent/EP2300984A4/en not_active Withdrawn
- 2009-07-16 JP JP2011518922A patent/JP5476378B2/ja not_active Expired - Fee Related
-
2010
- 2010-11-18 IL IL209404A patent/IL209404A0/en unknown
Non-Patent Citations (1)
| Title |
|---|
| See references of EP2300984A4 * |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2011528823A (ja) | 2011-11-24 |
| CN102099832A (zh) | 2011-06-15 |
| WO2010009338A3 (en) | 2010-04-15 |
| US20100013854A1 (en) | 2010-01-21 |
| EP2300984A4 (en) | 2017-04-19 |
| JP5476378B2 (ja) | 2014-04-23 |
| CN102099832B (zh) | 2013-08-28 |
| EP2300984A2 (en) | 2011-03-30 |
| IL209404A0 (en) | 2011-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20100013854A1 (en) | Gpu bezier path rasterization | |
| US8786606B2 (en) | Point containment for quadratic Bèzier strokes | |
| US7791617B2 (en) | Method and system for rendering polygons having abutting edges | |
| JP6419827B2 (ja) | グラフィックス処理におけるプレフィックス総和長さ | |
| US10438396B2 (en) | Method for efficient construction of high resolution display buffers | |
| JP5232358B2 (ja) | アウトラインフォントのレンダリング | |
| US8624899B2 (en) | Arc spline GPU rasterization for cubic Bezier drawing | |
| US7408553B1 (en) | Inside testing for paths | |
| US20150294498A1 (en) | Stochastic rasterization using enhanced stencil operations on a graphics processing unit (gpu) | |
| US7684641B1 (en) | Inside testing for paths using a derivative mask | |
| US9117309B1 (en) | Method and system for rendering polygons with a bounding box in a graphics processor unit | |
| US11217005B1 (en) | Techniques for rendering 2D vector graphics on mobile devices | |
| US20210104088A1 (en) | Method for efficient construction of high resolution display buffers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 200980128653.5 Country of ref document: CN |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09798766 Country of ref document: EP Kind code of ref document: A2 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2009798766 Country of ref document: EP |
|
| ENP | Entry into the national phase |
Ref document number: 2011518922 Country of ref document: JP Kind code of ref document: A |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |