WO2009083501A3 - A phase locked loop - Google Patents
A phase locked loop Download PDFInfo
- Publication number
- WO2009083501A3 WO2009083501A3 PCT/EP2008/068038 EP2008068038W WO2009083501A3 WO 2009083501 A3 WO2009083501 A3 WO 2009083501A3 EP 2008068038 W EP2008068038 W EP 2008068038W WO 2009083501 A3 WO2009083501 A3 WO 2009083501A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- locked loop
- parameter
- phase locked
- receive
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/50—All digital phase-locked loop
Abstract
A phase locked loop circuit comprising; a digitally controlled oscillator configured to receive a first signal and output a second signal dependent on the first signal and at least one mapping function; a phase comparator configured to receive the second signal and output a third signal dependent on the second signal, a reference signal and at least one phase comparator parameter; a loop filter configured to receive the third signal and generate the first signal dependent on the third signal and at least one filter parameter; and a controller configured to control at least one of: the at least one mapping function; the at least one phase comparator parameter; and the at least one filter parameter.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0725318.0A GB0725318D0 (en) | 2007-12-28 | 2007-12-28 | A phase locked loop |
GB0725318.0 | 2007-12-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2009083501A2 WO2009083501A2 (en) | 2009-07-09 |
WO2009083501A3 true WO2009083501A3 (en) | 2009-09-17 |
Family
ID=39092453
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2008/068038 WO2009083501A2 (en) | 2007-12-28 | 2008-12-19 | A phase locked loop |
Country Status (2)
Country | Link |
---|---|
GB (1) | GB0725318D0 (en) |
WO (1) | WO2009083501A2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8836666B2 (en) | 2010-10-31 | 2014-09-16 | Pixart Imaging Inc. | Method and device for reducing noise interference in a capacitive touchscreen system |
WO2012137109A2 (en) | 2011-04-05 | 2012-10-11 | Koninklijke Philips Electronics N.V. | Detector array with time-to-digital conversion having improved temporal accuracy |
HUE049473T2 (en) * | 2016-08-01 | 2020-09-28 | Grieshaber Vega Kg | Radar fill level measuring device |
US11166250B2 (en) * | 2019-10-14 | 2021-11-02 | Rosemount Aerospace Inc. | Time synchronization of distributed devices |
CN114137394B (en) * | 2021-12-01 | 2024-01-16 | 上海御渡半导体科技有限公司 | Synchronous calibration device and calibration method for trigger signal transmitting direction |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6707342B1 (en) * | 2002-04-02 | 2004-03-16 | Skyworks Solutions, Inc. | Multiple-VCO tuning |
US20060239393A1 (en) * | 2005-04-21 | 2006-10-26 | Agere Systems Inc. | Method and apparatus for providing synchronization in a communication system |
US20070085622A1 (en) * | 2005-10-19 | 2007-04-19 | Texas Instruments Incorporated | Continuous reversible gear shifting mechanism |
US20070247235A1 (en) * | 2006-04-06 | 2007-10-25 | Francesco Gatta | Calibration techniques for phase-locked loop bandwidth |
-
2007
- 2007-12-28 GB GBGB0725318.0A patent/GB0725318D0/en not_active Ceased
-
2008
- 2008-12-19 WO PCT/EP2008/068038 patent/WO2009083501A2/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6707342B1 (en) * | 2002-04-02 | 2004-03-16 | Skyworks Solutions, Inc. | Multiple-VCO tuning |
US20060239393A1 (en) * | 2005-04-21 | 2006-10-26 | Agere Systems Inc. | Method and apparatus for providing synchronization in a communication system |
US20070085622A1 (en) * | 2005-10-19 | 2007-04-19 | Texas Instruments Incorporated | Continuous reversible gear shifting mechanism |
US20070247235A1 (en) * | 2006-04-06 | 2007-10-25 | Francesco Gatta | Calibration techniques for phase-locked loop bandwidth |
Also Published As
Publication number | Publication date |
---|---|
WO2009083501A2 (en) | 2009-07-09 |
GB0725318D0 (en) | 2008-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009057289A1 (en) | Spectrum spread clock generation device | |
WO2011060248A3 (en) | Clock turn-on strategy for power management | |
WO2009083501A3 (en) | A phase locked loop | |
WO2009109636A3 (en) | Phase-locked loop | |
TWI350061B (en) | Methods and systems for generating a clock signal, and a phase locked loop | |
WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
WO2006127994A3 (en) | Pll with phase clipping and resynchronization | |
WO2008087893A1 (en) | Servo motor control device and control method | |
WO2010080788A3 (en) | Circuits, systems, and methods for managing automatic gain control in quadrature signal paths of a receiver | |
WO2013014541A3 (en) | Methods and devices for multiple-mode radio frequency synthesizers | |
WO2008085420A3 (en) | Automatic frequency calibration | |
EP3567725A4 (en) | Numerically-controlled oscillator and all-digital frequency-locked loop and phase-locked loop based on numerically-controlled oscillator | |
WO2012151313A3 (en) | Apparatus and method to hold pll output frequency when input clock is lost | |
WO2007106490A3 (en) | Communicating with an implanted wireless sensor | |
WO2006083487A3 (en) | Digital phase detector for a phase locked loop | |
EP2797234A8 (en) | Local oscillator signal generator with automatic quadrature phase imbalance compensation | |
WO2010118399A3 (en) | Dimmable power supply | |
TW200642284A (en) | Systems and method for automatic quadrature phase imbalence compensation using a delay locked loop | |
WO2007089994A3 (en) | Supply voltage control for a power amplifier | |
WO2012048036A3 (en) | Reconfigurable local oscillator for optimal noise performance in a multi-standard transceiver | |
WO2004114524A8 (en) | Start up circuit for delay locked loop | |
WO2009073580A3 (en) | Digital phase-locked loop operating based on fractional input and output phases | |
GB0906418D0 (en) | Digital phase-locked loop architecture | |
ATE426947T1 (en) | PHASE LOCK LOOP | |
WO2009109637A3 (en) | Phase-locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08868339 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08868339 Country of ref document: EP Kind code of ref document: A2 |