WO2009075544A3 - A liner for semiconductor chamber - Google Patents

A liner for semiconductor chamber Download PDF

Info

Publication number
WO2009075544A3
WO2009075544A3 PCT/KR2008/007368 KR2008007368W WO2009075544A3 WO 2009075544 A3 WO2009075544 A3 WO 2009075544A3 KR 2008007368 W KR2008007368 W KR 2008007368W WO 2009075544 A3 WO2009075544 A3 WO 2009075544A3
Authority
WO
WIPO (PCT)
Prior art keywords
liner
gate
reaction
semiconductor chamber
wafer
Prior art date
Application number
PCT/KR2008/007368
Other languages
French (fr)
Other versions
WO2009075544A2 (en
Inventor
Hong Jin Kim
Ik Nyeon Kim
Original Assignee
Triple Cores Korea
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Triple Cores Korea filed Critical Triple Cores Korea
Publication of WO2009075544A2 publication Critical patent/WO2009075544A2/en
Publication of WO2009075544A3 publication Critical patent/WO2009075544A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • H01J37/32633Baffles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Plasma & Fusion (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

A liner for a semiconductor chamber is provided. The semiconductor chamber is divided into a reaction portion to provide a closed reaction space where a wafer is processed and provided with an electrostatic chuck on which the wafer is rested at the bottom thereof and an exhaust portion in communication with the reaction portion through a gate and formed with an exhaust port through which fluids are exhausted from the reaction portion. The liner is mounted in the semiconductor chamber, and comprises: a first liner including a cylindrical portion mounted on the inner wall of the reaction portion and having a gate hole at a position corresponding to the gate, and a flange portion mounted on the bottom of the reaction portion and extending inwardly from the lower end of the cylindrical portion to be integrated with the cylindrical portion; a second liner having one end connected to a lower portion of the gate hole and the other end extending toward the exhaust port to be mounted on the lower portion of the inner surface of the gate; and a third liner having one end connected to an upper portion of the gate hole and the other end extending toward the exhaust portion to be mounted on the upper portion of the inner surface of the gate and be coupled to the upper surface of the second liner. The liner is easy to clean and takes a short time to maintain and repair due to its ease of assembly and disassembly, contributing to the maximization of wafer throughput.
PCT/KR2008/007368 2007-12-13 2008-12-12 A liner for semiconductor chamber WO2009075544A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2007-0130138 2007-12-13
KR1020070130138A KR100906392B1 (en) 2007-12-13 2007-12-13 A liner for semiconductor chamber

Publications (2)

Publication Number Publication Date
WO2009075544A2 WO2009075544A2 (en) 2009-06-18
WO2009075544A3 true WO2009075544A3 (en) 2009-09-11

Family

ID=40755994

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2008/007368 WO2009075544A2 (en) 2007-12-13 2008-12-12 A liner for semiconductor chamber

Country Status (3)

Country Link
KR (1) KR100906392B1 (en)
TW (1) TW200947585A (en)
WO (1) WO2009075544A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101884003B1 (en) * 2011-03-22 2018-07-31 어플라이드 머티어리얼스, 인코포레이티드 Liner assembly for chemical vapor deposition chamber
US10923327B2 (en) * 2018-08-01 2021-02-16 Applied Materials, Inc. Chamber liner
US11270898B2 (en) * 2018-09-16 2022-03-08 Applied Materials, Inc. Apparatus for enhancing flow uniformity in a process chamber

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002075974A (en) * 2000-07-07 2002-03-15 Applied Materials Inc Multipurpose processing chamber having removable chamber liner
KR20040011839A (en) * 2002-07-30 2004-02-11 삼성전자주식회사 Plasma etch chamber having liner
KR20060080686A (en) * 2005-01-06 2006-07-11 삼성전자주식회사 Equipment for etching semiconductor device
KR200431206Y1 (en) * 2006-05-03 2006-11-23 어플라이드 머티어리얼스, 인코포레이티드 Upper chamber liner without insert suitable for etching high aspect ratio features

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002075974A (en) * 2000-07-07 2002-03-15 Applied Materials Inc Multipurpose processing chamber having removable chamber liner
KR20040011839A (en) * 2002-07-30 2004-02-11 삼성전자주식회사 Plasma etch chamber having liner
KR20060080686A (en) * 2005-01-06 2006-07-11 삼성전자주식회사 Equipment for etching semiconductor device
KR200431206Y1 (en) * 2006-05-03 2006-11-23 어플라이드 머티어리얼스, 인코포레이티드 Upper chamber liner without insert suitable for etching high aspect ratio features

Also Published As

Publication number Publication date
WO2009075544A2 (en) 2009-06-18
KR100906392B1 (en) 2009-07-07
TW200947585A (en) 2009-11-16
KR20090062720A (en) 2009-06-17

Similar Documents

Publication Publication Date Title
MX2010001791A (en) Centrifuge bottle closure and assembly thereof.
WO2009140153A3 (en) Apparatus for etching semiconductor wafers
WO2012056341A3 (en) Closed chamber for wafer wet processing
WO2009031419A1 (en) Vacuum processing system
SG152213A1 (en) Multi-port pumping system for substrate processing chambers
WO2010042860A3 (en) Rf return path for large plasma processing chamber
WO2008011579A3 (en) Small volume symmetric flow single wafer ald apparatus
WO2009075544A3 (en) A liner for semiconductor chamber
WO2007075840A3 (en) Extended mainframe designs for semiconductor device manufacturing equipment
JP2014517498A5 (en)
TW200737469A (en) Semiconductor device and manufacturing method thereof
SG149749A1 (en) Dual stress liners for integrated circuits
TW200632995A (en) Single wafer dryer and drying methods
SG137731A1 (en) Process apparatuses
WO2009077103A8 (en) Thin-film solar cell and process for its manufacture
WO2009041499A1 (en) Plasma processing apparatus and gas exhaust method
WO2011007287A3 (en) Method for drying a semiconductor wafer
WO2009023348A3 (en) Cmos compatible method of forming source/drain contacts for self-aligned nanotube devices
WO2010116223A3 (en) Method for manufacturing a paper container
WO2011050062A3 (en) Method for repairing low-k dielectric damage
CN104307400B (en) With the chemical industry mixing tank of Water flush scraper plate
USD576851S1 (en) Gas valve wrench
WO2008143766A8 (en) Adaptor for cluster tool chambers
TW200639928A (en) Thin-film forming apparatus
CN101369515B (en) Reaction cavity

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08859245

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08859245

Country of ref document: EP

Kind code of ref document: A2