WO2009051421A2 - Method and system for transmitting and receiving signals - Google Patents

Method and system for transmitting and receiving signals Download PDF

Info

Publication number
WO2009051421A2
WO2009051421A2 PCT/KR2008/006115 KR2008006115W WO2009051421A2 WO 2009051421 A2 WO2009051421 A2 WO 2009051421A2 KR 2008006115 W KR2008006115 W KR 2008006115W WO 2009051421 A2 WO2009051421 A2 WO 2009051421A2
Authority
WO
WIPO (PCT)
Prior art keywords
symbols
signal power
hoq
loq
power
Prior art date
Application number
PCT/KR2008/006115
Other languages
French (fr)
Other versions
WO2009051421A3 (en
Inventor
Woo Suk Ko
Sang Chul Moon
Original Assignee
Lg Electronics Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lg Electronics Inc. filed Critical Lg Electronics Inc.
Priority to EP08839289A priority Critical patent/EP2186283A4/en
Publication of WO2009051421A2 publication Critical patent/WO2009051421A2/en
Publication of WO2009051421A3 publication Critical patent/WO2009051421A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38Demodulator circuits; Receiver circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0071Use of interleaving
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/3405Modifications of the signal space to increase the efficiency of transmission, e.g. reduction of the bit error rate, bandwidth, or average power
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36Modulator circuits; Transmitter circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38Demodulator circuits; Receiver circuits
    • H04L27/3809Amplitude regulation arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/0001Arrangements for dividing the transmission path
    • H04L5/0003Two-dimensional division
    • H04L5/0005Time-frequency
    • H04L5/0007Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/0001Arrangements for dividing the transmission path
    • H04L5/0014Three-dimensional division
    • H04L5/0023Time-frequency-space
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/003Arrangements for allocating sub-channels of the transmission path
    • H04L5/0048Allocation of pilot signals, i.e. of signals known to the receiver
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/003Arrangements for allocating sub-channels of the transmission path
    • H04L5/0048Allocation of pilot signals, i.e. of signals known to the receiver
    • H04L5/005Allocation of pilot signals, i.e. of signals known to the receiver of common pilots, i.e. pilots destined for multiple users or terminals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L2001/0092Error control systems characterised by the topology of the transmission link
    • H04L2001/0093Point-to-multipoint

Definitions

  • the present invention relates to a method of efficiently transmitting and receiving signals and efficient transmitter and receiver for an OFDM (Orthogonal Frequency Division Multiplexing) system including a TFS (Time-Frequency Slicing).
  • OFDM Orthogonal Frequency Division Multiplexing
  • TFS Time-Frequency Slicing
  • TFS Time Frequency Slicing
  • a single service can be transmitted through multiple RF (Radio Frequency) channels on a two-dimensional time-frequency space.
  • RF Radio Frequency
  • OFDM Orthogonal Frequency Division Multiplexing
  • FDM frequency-division multiplexing
  • a large number of closely-spaced orthogonal sub-carriers are used to carry data.
  • the data are divided into several parallel data streams or channels, one for each sub-carrier.
  • Each sub-carrier is modulated with a conventional modulation scheme (such as quadrature amplitude modulation or phase shift keying) at a low symbol rate, maintaining total data rates similar to conventional single-carrier modulation schemes in the same bandwidth.
  • a conventional modulation scheme such as quadrature amplitude modulation or phase shift keying
  • OFDM has developed into a popular scheme for wideband digital communication, whether wireless or over copper wires, used in applications such as digital television and audio broadcasting, wireless networking and broadband internet access.
  • a method of transmitting signals for an OFDM (Orthogonal Frequency Division Multiplexing) system including TFS (Time Frequency Slicing), comprising: encoding bitstreams; performing a hybrid modulation on the encoded bitstreams to transform the encoded bitstreams into symbols; adjusting a signal power of the symbols; and encoding the signal power adjusted symbols into a multiple signal or a single signal.
  • OFDM Orthogonal Frequency Division Multiplexing
  • TFS Time Frequency Slicing
  • a receiver for an OFDM system including TFS comprising: a demodulator configured to transform received signals into OFDM symbols; a power calibrator configured to adjust a signal power of the OFDM symbols; a demapper configured to transform the signal power adjusted OFDM symbols into bitstreams; and a decoder configured to correct errors in the bitstreams.
  • a method of receiving signals for an OFDM system including TFS comprising: transforming received signals into OFDM symbols; adjusting a signal power of the OFDM symbols; transforming the signal power adjusted OFDM symbols into bitstreams; and correcting errors in the bitstreams.
  • Fig. 1 is a block diagram of an example of a TFS (Time Frequency Slicing)-OFDM
  • Fig. 2 is a block diagram of an example of the input processor shown in the Fig. 1.
  • Fig. 3 is a block diagram of an example of the BICM (Bit-Interleaved Coding and
  • FIG. 4 is a block diagram of an example of the Frame Builder shown in Fig. 1.
  • Fig. 5 is a table of an example of a hybrid modulation ratio when an LDPC block length is 64,800 bits.
  • Fig. 6 is a table of an example of a hybrid modulation ratio when an LDPC block length is 16,200 bits.
  • Fig. 7 is a block diagram of an example of the QAM mapper shown in Fig. 1.
  • Fig. 8 is a block diagram of an example of the QAM mapper combined with an inner encoder and an inner interleaver.
  • Fig. 9 is an example of HOQ/LOQ power calibrations applied to QAM mappers using hybrid modulation.
  • Fig. 10 is an example of HOQ/LOQ power calibration applied to QAM mapper which is combined with inner interleaver.
  • Fig. 11 is an example of a bit interleaver.
  • Fig. 12 is a table of an example of the bit interleaver when an LDPC block length is
  • Fig. 13 is a table of an example of the bit interleaver when an LDPC block length is
  • Fig. 14 is an example of the demux shown in Fig. 1.
  • Fig. 15 is another example of the demux shown in Fig. 1.
  • Fig. 16 shows six example of demultiplexer. Each of the examples shows a method of assigning different reliability to bits located in column of bit-interleaver.
  • Fig. 17 shows an example of a demultiplexer. It is a structure appropriate for being used with FEC which has various characteristics for each code rate such as irregular
  • Fig. 18 shows an example of a DEMUX selection signal.
  • Fig. 19 is a relationship between an input bitstream of the bit interleaver and an output bitstream of the demux.
  • Fig. 20 is an example of a QAM symbol mapping.
  • Fig. 21 is a block diagram of an example of the MIMO/MISO decoder shown in Fig.
  • Fig. 22 is a block diagram of an example of the modulator, specifically an example of an OFDM modulator.
  • FIG. 23 is a block diagram of an example of the analog processor shown in Fig. 1.
  • Fig. 24 is a block diagram of an example of a TFS-OFDM receiver.
  • Fig. 25 is a block diagram of an example of the AFE (Analog Front End) shown in
  • Fig. 24 is a block diagram of an example of the demodulator, specifically an OFDM demodulator.
  • Fig. 27 is a block diagram of an example of the MIMO/MISO decoder shown in Fig.
  • Fig. 28 is a block diagram of an example of the frame parser shown in Fig. 24.
  • Fig. 29 is a block diagram of an example of the QAM demapper shown in Fig. 28.
  • Fig. 30 is a block diagram of an example of the QAM demapper combined with an inner deinterleaver.
  • Fig. 31 shows an example of QAM demapper which is a counterpart of the Fig. 9.
  • Fig. 32 shows an example of QAM demapper combined with inner deinterleaver which is a counterpart of the Fig. 10.
  • Fig. 33 shows an example of multiplexer which is a counterpart of Fig. 17.
  • Fig. 34 is a block diagram of an example of the BICM decoder shown in Fig. 24.
  • Fig. 35 is a block diagram of an example of the output processor shown in Fig. 24.
  • Fig. 1 shows an example of proposed TFS (Time Frequency Slicing)-OFDM
  • a multiple MPEG2-TS (Transport Stream) and a multiple Generic stream can be inputted into a TFS transmitter.
  • the input processor (101) can split the inputted streams into a multiple output signals for a multiple PLP (Physical Layer Path).
  • the BICM (Bit-Interleaved Coding and Modulation) (102) can encode and interleave the PLP individually.
  • the frame builder (103) can transform the PLP into total R of RF bands.
  • MIMO (Multiple-Input Multiple- Output)/MIS O (Multiple-Input Single- Output) (104) technique can be applied for each RF band.
  • Each RF band for each antenna can be individually modulated by the modulator (105a, b) and can be transmitted to antennas after being converted to an analog signal by the analog processor (106a, b).
  • Fig. 2 is an example of the input processor.
  • MPEG-TS Transport Stream
  • Generic streams Internet protocol
  • GSE General Stream Encapsulation
  • Each output from the TS-MUX and GSE can be split for multiple services by the service splitter (202a, b).
  • PLP is a processing of each service.
  • Each PLP can be transformed into a frame by the BB (Baseband) Frame (103a ⁇ d).
  • Fig. 3 is an example of the BICM.
  • the outer in- terleaver (302) and the inner interleaver (304) can interleave data randomly to mitigate burst errors.
  • Fig. 4 is an example of the frame builder.
  • QAM mapper (401a, b) can transform inputted bits into QAM symbols.
  • Hybrid QAM can be used.
  • Time domain interleaver (402a, b) can interleave data in time domain to make the data be robust against burst error. At this point, an effect of interleaving many RF bands can be obtained in a physical channel because the data are going to be transmitted to a multiple RF bands.
  • TFS frame builder (403) can split inputted data to form TFS frames and send the TFS frames to total R of RF bands according to a TFS scheduling.
  • Each RF band can be individually interleaved in frequency domain by frequency domain interleaver (404a, b) and can become robust against frequency selective fading.
  • Ref Reference Signals
  • PL Physical Layer
  • pilots can be inserted when the TFS frame is built (405).
  • an Odd-QAM which transmits odd number of bits per QAM symbol
  • hybrid 128-QAM can be obtained by hybriding 256-QAM and 64-QAM
  • hybrid 32-QAM can be obtained by hybriding 64-QAM and 16-QAM
  • hybrid 8-QAM can be obtained by hybriding 16-QAM and 4-QAM.
  • Figs. 5 and 6 show examples of a hybrid ratio when DVB-S2 LDPC (Low Density
  • Parity Check code is used as an inner code.
  • the first column on the table represents constellation type.
  • HOQ (Higher-Order QAM) ratio represents a ratio for higher-order QAM between two QAM types.
  • LOQ (Lower-Order QAM) ratio is 1-HOQ ratio.
  • Hybrid QAM can be obtained by two adjacent Even-QAMs.
  • HOQ bits and LOQ bits represent number of bits used for mapping into HOQ symbol and LOQ symbol respectively in one LDPC block.
  • HOQ symbols and LOQ symbols represent number of symbols after symbol mapping. Total symbol is a sum of the HOQ symbols and the LOQ symbols.
  • the last column on the table represents effective number of bits transmitted per QAM symbol. As seen on the table, only Hybrid 128-QAM shows a slight difference from 7 bit/cell.
  • Fig. 6 shows a case when LDPC block length is 16,200 bits.
  • the value of the total symbols should be divisible by a least common multiple of each index number of RF band. For example, if six RF bands are allowed, then the value of total symbols on the table should be divisible by a least common multiple of 1 through 6, i.e., 60. For the case shown in Fig. 5, it is divisible. However, for the case shown in Fig. 6, it is not divisible.
  • the total symbols on the table can be made divisible by 60 by combining four of the LDPC blocks into a single LDPC block having a length of 64,800 as in Fig. 5.
  • FIG. 7 shows an example of QAM mapper using hybrid modulation.
  • Bit stream parser(c-401) can parse inputted bitstreams into HOQ mapper(c-402a) and LOQ mapper(c-402b).
  • the symbol merger(c-403) can merge the two inputted symbol streams into a single symbol stream.
  • FEC (Forward Error Correction) block merger (c-404), for example, can combine four of bit symbol blocks having a length of 16,200 into a single block having a length of 64,800.
  • Fig. 8 shows an example of QAM mapper combined with inner interleavers.
  • Bitstreams can be divided by bitstream parser (d-402) into bitstreams for HOQ and LOQ mappers.
  • Each bitstream goes through bit interleaving (d-403a, d-403b) and demux (d-404a, d-404b) processes. Throughout these processes, characteristics of LDPC codeword and constellation reliability can be combined.
  • Each output can be converted into symbolstreams by the HOQ and LOQ mappers (d-405a, d-405b), then merged into a single symbols tream by the symbol merger (d-406).
  • FIG. 9 shows an example of HOQ/LOQ power calibrations applied to QAM mappers using a hybrid modulation.
  • Bitstream parser (c 1-401) can split inputted bitstreams into HOQ mapper (cl-402a) and LOQ mapper (cl-402b).
  • Power calibrations (cl-403a and c 1 -403b), which can optimize performance while maintaining a total transmission power, can be performed to the outputted symbol streams from the HOQ mapper (cl-402a) and LOQ mapper (cl-402b).
  • Symbol merger (c 1-404) can merge the two symbol streams into a single symbol stream.
  • FEC block merger (c 1-405) can merge four of symbol blocks corresponding to 16,200 bits into a single symbol block corresponding to 64,800 bits when a length of the inputted symbol block is 16,200 bits.
  • Fig. 10 shows an example of HOQ/LOQ power calibration applied to QAM mapper which is combined with an inner interleaver.
  • LDPC encoded (d 1-401) bitstreams can be split into bitstreams by bitstream parser (d 1-402) for HOQ and LOQ mapping.
  • Each bitstream can be bit interleaved (dl-403a and dl-403b) and demuxed (dl-404a and dl-404b) and can have characteristics of LDPC codeword and constellation reliability.
  • Each output can be transformed into symbol stream by symbol mapper (dl-405a and dl-405b).
  • An optimum value of power can be applied by the power calibrations (dl-406a and dl-406b) to each QAM while maintaining a total transmission power.
  • the two symbol streams can be merged into a single symbol stream by the symbol merger (d 1-407).
  • Fig. 11 shows an example of bit interleaving. Bits can be saved into a matrix type memory having columns and rows in the direction of column or in the direction of the blue arrow. Then the saved bits can be read out in the direction of row or in the direction of the red arrow.
  • Figs. 12 and 13 show numbers of columns and rows of HOQ bit interleaver (d-403a) and LOQ bit interleaver (d-403b) according to QAM modulation type. As seen in the tables, when a typical even-QAM is used but a hybrid modulation is not used, only HOQ interleaving is used.
  • Fig. 14 shows an example of the demux. It shows that interleaved outputs according to QPSK, 16-QAM, 64-QAM, and 256-QAM can be demultiplexed and mapped. It also shows that the numbers of output bitstreams from demuxs are 2, 4, 6, and 8 respectively.
  • FIG. 15 Detail of the demux operation is shown in Fig. 15.
  • output order of interleaver can be changed by demux.
  • bitstreams can be outputted as j-th output bitstream of each demux according to a value resulting from performing a modulo-4 operation on index of input bitstream b.
  • Fig. 15 shows a relationship between a value resulting from a modulo operation and demux output branch index j.
  • Fig. 16 shows six examples of demultiplexer. Each of the example shows a method of assigning different reliability to bits located in column of bit-interleaver. In other words, yO,O and yl,0 indicate MSB (Most significant bit) in constellation, thus indicate high reliability. As the number increases, it becomes LSB and indicates low reliability. Six methods are suggested.
  • mapping method used in DVB-T an opposite mapping method to the mapping method used in DVB-T, a bowl-type which assigns high priority to each end of column of bit-interleaver, a bulge-type which assigns high priority in the middle of column, an increasing-type which assigns high priority in the right side of column, and a decreasing-type which assigns high priority in the left side of column.
  • these examples simply relates to a sequence of data being read by bit- interleaver, thus, can reduce or eliminate a physical load to an encoder and a decoder.
  • Fig. 17 shows an example of a demultiplexer. It is a structure appropriate for being used with FEC which has various characteristics for each code rate such as irregular LDPC.
  • DEMUX g3-404
  • DEMUX selection signal a demultiplexer which is appropriate for a coderate and constellation used in the FEC can be used.
  • Fig. 18 shows an example of a DEMUX selection signal. This signal is appropriate for an LDPC and a QAM modulation used in DVB-S2. [All] means that all demultiplexer can be used, while [No-int, No-Demux] means signal which didn't go through Bit-interleaver and demultiplexer being used for mapping. The other numbers shown indicate type number of the demultiplexer shown in the Fig. 16.
  • Fig. 19 shows a relationship between an input bitstream of bit interleaver and an output bitstream of demux. As seen in the equations, dividing index of input bitstream by 2, 4, 6, and 8 is a result by the interleaving and mapping each index to index of output bitstream is a result by the demux.
  • Fig. 20 shows an example of QAM symbol mapping.
  • Output bitstream of demux can be converted into symbolstream by using Gray mapping rule. Even if it is not shown, it can be extended to constellation of 256-QAM or more.
  • Fig. 21 shows an example of MIMO/MISO Encoder.
  • MIMO/MISO Encoder (501) applies MIMO/MISO method to obtain an additional diversity gain or payload gain.
  • MIMO/MISO Encoder can output signals for total A of antennas.
  • MIMO encoding can be performed individually on total A of antenna signals for each RF band among total R of RF bands.
  • A is equal to or greater than 1.
  • Fig. 22 shows an example of a modulator, specifically an example of an OFDM modulator.
  • PAPR Peak- to- Average Power Ratio
  • IFFT 602
  • PAPR reduction 2 603
  • ACE Active Constellation Extension
  • a tone reservation can be used for the PAPR reduction 2 (603).
  • guard interval 604
  • Fig. 23 shows an example of the analog processor. Output of each modulator can be converted to an analog-domain signal by a DAC (Digital to Analog Conversion) (701), then can be transmitted to antenna after up-conversion (702). Analog filtering (703) can be performed.
  • DAC Digital to Analog Conversion
  • Fig. 24 shows an example of a TFS-OFDM receiver.
  • AFE Analog Front End
  • demodulators 802a,b
  • MIMO/MISO Decoder 803
  • Frame parser 804
  • BICM decoder 805
  • output processor 806
  • Fig. 25 shows an example of an AFE (Analog Front End).
  • FH Frequency
  • Hopping-tuner (901) can perform a frequency hopping and tune signals according to inputted RF center frequency. After down-conversion (902), signals can be converted to digital signals by ADC (Analog to Digital Conversion) (903).
  • ADC Analog to Digital Conversion
  • Fig. 26 shows an example of a demodulator, specifically an OFDM demodulator.
  • TFS detector (1001) can detect TFS signals in a received digital signal.
  • Channel Estimation (1005) can estimate distortion in a transmission channel based on pilot signals. Based on the estimated distortion, Channel Equalization (1006) can compensate distortion in the transmission channel.
  • PL Physical Layer
  • Fig. 27 shows an example of MIMIO/MISO decoder. Diversity and multiplexing gain can be obtained from data received from total B of antennas. For MIMO, B is greater than 1. For MISO, B is 1.
  • Fig. 28 shows an example of a Frame parser.
  • Total R of the inputted RF bands data can undergo frequency deinterleaving (1201a, b), then can be reconstructed into datastream by TFS frame parser for each PLP (Physical Layer Path) according to a TFS scheduling.
  • PLP Physical Layer Path
  • input data for BICM decoder can be obtained by using time domain deinterleaver (1203a, b) and QAM demapper (1204a, b).
  • hybrid QAM demapper can be used as the QAM demapper.
  • Fig. 29 shows an example of performing a QAM demapper, which is a counterpart of
  • FEC block splitter can split inputted symbol block unit having 64,800 bits into four symbol blocks of 16,200 bits when short DVB-S2 LDPC mode is used.
  • Symbol splitter (a- 1202) can split inputted symbol streams into two symbol streams for HOQ and LOQ demapper.
  • HOQ demapper (a- 1203a) and LOQ demapper (a- 1203b) can perform HOQ and LOQ demapping respectively.
  • Bitstream merger (a- 1204) can merge two inputted bit streams into a single output bitstream.
  • Fig. 30 shows an example of a QAM demapper combined with inner deinterleavers which are counterparts of Fig. 8 of transmitter.
  • symbol splitter (b-1201) can split output of time domain deinterleaver into two symbol streams for HOQ and LOQ demappers.
  • HOQ and LOQ Demapper (b- 1202a, b- 1202b) can convert sym- bolstreams into bitstreams.
  • Each bitstream can be rearranged by multiplexer (b- 1203a, b- 1203b), which is a counterpart of the demux of Fig. 8 of transmitter.
  • bit deinterleavers (b- 1204a, b- 1204b) can deinterleave bitstreams according to constellation type.
  • bitstream merger (b-1205) can merge bitstreams into a single bitstream, then LDPC decoder (b-1206) can correct errors in a transmission channel.
  • Fig. 31 shows an example of QAM demapper which is a counterpart of the Fig. 9.
  • FEC block splitter can split a symbol block which corresponds to 64,800 bits into four symbol blocks each corresponding to 16,200 bits when a length of the inputted symbol block is 64,800 bits.
  • Symbol splitter (c-1202) can split the inputted symbol streams into symbol streams for HOQ demapping and symbol streams for LOQ demapping.
  • HOQ Power Calibration (c- 1203a) and LOQ Power Calibration (c- 1203b) can calibrate QAM power and Noise variance by taking into account power applied to QAM at transmitter.
  • HOQ demapper (c- 1204a) and LOQ demapper (c- 1204b) can perform HOQ demapping and LOQ demapping respectively.
  • Bitstream merger (c-1205) can merge two inputted streams into a single bit stream.
  • Fig. 32 shows an example of a QAM demapper combined with inner deinterleaver which is a counterpart of the Fig. 10.
  • Symbol splitter (d-1201) can split output from PLP time deinterleaver into two symbol stream for HOQ demapping and LOQ demapping.
  • Power Calibration (d- 1202a and d- 1202b) can calibrate QAM power and Noise variance by taking into account power applied to QAM at transmitter.
  • the symbols can be transformed into bit streams by the demapper (d- 1203a and d- 1203b).
  • Each bit stream can be rearranged by multiplexer (d- 1204a and d- 1204b) which is an inverse function of demultiplexer shown in Fig. 10.
  • bit deinterleavers (d- 1205a and d- 1205b) can deinterleave the bit stream according to constellation type.
  • bitstream merger (d-1206) can merge the bit streams into a single bit stream and the LDPC decoder (d-1207) can correct error in transmission channel.
  • Fig. 33 shows an example of multiplexer which is a counterpart of Fig. 17.
  • Fig. 33 is an example of multiplexer shown in Fig. 30 (b- 1203a and b- 1203b) and Fig. 32 (d-1204a and d- 1204b).
  • Suggested structure can include a case where a hybrid modulation and a single QAM are used.
  • QAM demapped (e-1201) bit streams can be controlled to pass the mux which is an inverse function of demux applied at transmitter.
  • bit streams can be dein- terleaved by bit-deinterleaver (e-1205).
  • bit-deinterleaver e-1205
  • Fig. 34 shows an example of a BICM decoder.
  • Inner deinterleaver (1301) and outer deinterleaver (1303) can convert burst errors in a transmission channel into random errors.
  • Inner decoder (1302) and outer decoder (1304) can correct errors in the transmission channel.
  • Fig. 35 shows an example of an output processor.
  • BB Baseband
  • (1401a ⁇ d) can reconstruct input data into total P of PLP data.
  • Service mergers (1402a, b) can merge data into a single TS (Transport Stream) and a single GSE stream.
  • TS-demux (1403a) can reconstruct original TS.
  • GSE Decapsulation (1403b) can reconstruct generic stream.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Error Detection And Correction (AREA)
  • Circuits Of Receivers In General (AREA)
  • Dc Digital Transmission (AREA)

Abstract

The present invention relates to methods of efficiently transmitting signals, an efficient receiver, and methods of efficiently receiving the signals. In particular, the present invention relates to a receiver and receiving methods regarding adjusting signal power of symbols. In addition, the present invention relates to methods of efficiently transmitting signals which are counterparts of the receiving methods.

Description

Description
METHOD AND SYSTEM FOR TRANSMITTING AND
RECEIVING SIGNALS
Technical Field
[1] The present application claims the benefit of priority under 35 U.S.C. 119 of U.S. provisional patent application No. 60/980,799 filed on Oct. 18, 2007, which is hereby expressly incorporated by reference.
[2] The present invention relates to a method of efficiently transmitting and receiving signals and efficient transmitter and receiver for an OFDM (Orthogonal Frequency Division Multiplexing) system including a TFS (Time-Frequency Slicing). Background Art
[3] TFS (Time Frequency Slicing) technique has been introduced for broadcasting.
When a TFS is used, a single service can be transmitted through multiple RF (Radio Frequency) channels on a two-dimensional time-frequency space.
[4] OFDM (Orthogonal Frequency Division Multiplexing) is a frequency-division multiplexing (FDM) scheme utilized as a digital multi-carrier modulation method. A large number of closely-spaced orthogonal sub-carriers are used to carry data. The data are divided into several parallel data streams or channels, one for each sub-carrier. Each sub-carrier is modulated with a conventional modulation scheme (such as quadrature amplitude modulation or phase shift keying) at a low symbol rate, maintaining total data rates similar to conventional single-carrier modulation schemes in the same bandwidth.
[5] OFDM has developed into a popular scheme for wideband digital communication, whether wireless or over copper wires, used in applications such as digital television and audio broadcasting, wireless networking and broadband internet access.
[6] When TFS, which uses multiple RF bands for each transmitter is combined with
OFDM, frequency diversity gain and statistical multiplexing gain can be obtained, thus, resources can be efficiently utilized. Disclosure of Invention
Technical Problem
[7] It is, therefore, an object of the present invention to provide a method of efficiently transmitting and receiving signals and efficient transmitter and receiver for an OFDM system including TFS.
Technical Solution [8] According to an aspect of the present invention, there is provided a method of transmitting signals for an OFDM (Orthogonal Frequency Division Multiplexing) system including TFS (Time Frequency Slicing), comprising: encoding bitstreams; performing a hybrid modulation on the encoded bitstreams to transform the encoded bitstreams into symbols; adjusting a signal power of the symbols; and encoding the signal power adjusted symbols into a multiple signal or a single signal.
[9] According to another aspect of the present invention, there is provided a receiver for an OFDM system including TFS, comprising: a demodulator configured to transform received signals into OFDM symbols; a power calibrator configured to adjust a signal power of the OFDM symbols; a demapper configured to transform the signal power adjusted OFDM symbols into bitstreams; and a decoder configured to correct errors in the bitstreams.
[10] According to yet another aspect of the present invention, there is provided a method of receiving signals for an OFDM system including TFS, comprising: transforming received signals into OFDM symbols; adjusting a signal power of the OFDM symbols; transforming the signal power adjusted OFDM symbols into bitstreams; and correcting errors in the bitstreams.
[11] It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
[12] Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
[13]
Advantageous Effects
[14] According to the present invention, it is possible to provide a method of efficiently transmitting and receiving signals and efficient transmitter and receiver for an OFDM system including TFS. Brief Description of the Drawings
[15] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:
[16] Fig. 1 is a block diagram of an example of a TFS (Time Frequency Slicing)-OFDM
(Orthogonal Frequency Division Multiplexing) transmitter.
[17] Fig. 2 is a block diagram of an example of the input processor shown in the Fig. 1. [18] Fig. 3 is a block diagram of an example of the BICM (Bit-Interleaved Coding and
Modulation) shown in Fig. 1.
[19] Fig. 4 is a block diagram of an example of the Frame Builder shown in Fig. 1.
[20] Fig. 5 is a table of an example of a hybrid modulation ratio when an LDPC block length is 64,800 bits. [21] Fig. 6 is a table of an example of a hybrid modulation ratio when an LDPC block length is 16,200 bits.
[22] Fig. 7 is a block diagram of an example of the QAM mapper shown in Fig. 1.
[23] Fig. 8 is a block diagram of an example of the QAM mapper combined with an inner encoder and an inner interleaver. [24] Fig. 9 is an example of HOQ/LOQ power calibrations applied to QAM mappers using hybrid modulation. [25] Fig. 10 is an example of HOQ/LOQ power calibration applied to QAM mapper which is combined with inner interleaver. [26] Fig. 11 is an example of a bit interleaver.
[27] Fig. 12 is a table of an example of the bit interleaver when an LDPC block length is
64,800 bits. [28] Fig. 13 is a table of an example of the bit interleaver when an LDPC block length is
16,200 bits.
[29] Fig. 14 is an example of the demux shown in Fig. 1.
[30] Fig. 15 is another example of the demux shown in Fig. 1.
[31] Fig. 16 shows six example of demultiplexer. Each of the examples shows a method of assigning different reliability to bits located in column of bit-interleaver. [32] Fig. 17 shows an example of a demultiplexer. It is a structure appropriate for being used with FEC which has various characteristics for each code rate such as irregular
LDPC.
[33] Fig. 18 shows an example of a DEMUX selection signal.
[34] Fig. 19 is a relationship between an input bitstream of the bit interleaver and an output bitstream of the demux.
[35] Fig. 20 is an example of a QAM symbol mapping.
[36] Fig. 21 is a block diagram of an example of the MIMO/MISO decoder shown in Fig.
1. [37] Fig. 22 is a block diagram of an example of the modulator, specifically an example of an OFDM modulator.
[38] Fig. 23 is a block diagram of an example of the analog processor shown in Fig. 1.
[39] Fig. 24 is a block diagram of an example of a TFS-OFDM receiver.
[40] Fig. 25 is a block diagram of an example of the AFE (Analog Front End) shown in
Fig. 24. [41] Fig. 26 is a block diagram of an example of the demodulator, specifically an OFDM demodulator.
[42] Fig. 27 is a block diagram of an example of the MIMO/MISO decoder shown in Fig.
24.
[43] Fig. 28 is a block diagram of an example of the frame parser shown in Fig. 24.
[44] Fig. 29 is a block diagram of an example of the QAM demapper shown in Fig. 28.
[45] Fig. 30 is a block diagram of an example of the QAM demapper combined with an inner deinterleaver.
[46] Fig. 31 shows an example of QAM demapper which is a counterpart of the Fig. 9.
[47] Fig. 32 shows an example of QAM demapper combined with inner deinterleaver which is a counterpart of the Fig. 10.
[48] Fig. 33 shows an example of multiplexer which is a counterpart of Fig. 17.
[49] Fig. 34 is a block diagram of an example of the BICM decoder shown in Fig. 24.
[50] Fig. 35 is a block diagram of an example of the output processor shown in Fig. 24.
Best Mode for Carrying Out the Invention
[51] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
[52] Fig. 1 shows an example of proposed TFS (Time Frequency Slicing)-OFDM
(Orthogonal Frequency Division Multiplexing) transmitter. A multiple MPEG2-TS (Transport Stream) and a multiple Generic stream can be inputted into a TFS transmitter. The input processor (101) can split the inputted streams into a multiple output signals for a multiple PLP (Physical Layer Path). The BICM (Bit-Interleaved Coding and Modulation) (102) can encode and interleave the PLP individually. The frame builder (103) can transform the PLP into total R of RF bands. MIMO (Multiple-Input Multiple- Output)/MIS O (Multiple-Input Single- Output) (104) technique can be applied for each RF band. Each RF band for each antenna can be individually modulated by the modulator (105a, b) and can be transmitted to antennas after being converted to an analog signal by the analog processor (106a, b).
[53]
Mode for the Invention
[54] Fig. 2 is an example of the input processor. MPEG-TS (Transport Stream) can be multiplexed into a single output through TS-MUX (201a) and Generic streams (Internet protocol) can be transformed into a single output through GSE (General Stream Encapsulation) (201b). Each output from the TS-MUX and GSE can be split for multiple services by the service splitter (202a, b). PLP is a processing of each service. Each PLP can be transformed into a frame by the BB (Baseband) Frame (103a~d).
[55] Fig. 3 is an example of the BICM. The Outer encoder (301) and the inner encoder
(303) can add redundancy for error correction in a transmission channel. The outer in- terleaver (302) and the inner interleaver (304) can interleave data randomly to mitigate burst errors.
[56] Fig. 4 is an example of the frame builder. QAM mapper (401a, b) can transform inputted bits into QAM symbols. Hybrid QAM can be used. Time domain interleaver (402a, b) can interleave data in time domain to make the data be robust against burst error. At this point, an effect of interleaving many RF bands can be obtained in a physical channel because the data are going to be transmitted to a multiple RF bands. TFS frame builder (403) can split inputted data to form TFS frames and send the TFS frames to total R of RF bands according to a TFS scheduling. Each RF band can be individually interleaved in frequency domain by frequency domain interleaver (404a, b) and can become robust against frequency selective fading. Ref (Reference Signals), PL (Physical Layer) signaling, and pilots can be inserted when the TFS frame is built (405).
[57] By hybriding two Even-QAMs, which transmits even number of bits per QAM symbol, an Odd-QAM, which transmits odd number of bits per QAM symbol can be formed by a Hybrid QAM mapper. For example, hybrid 128-QAM can be obtained by hybriding 256-QAM and 64-QAM, hybrid 32-QAM can be obtained by hybriding 64-QAM and 16-QAM, and hybrid 8-QAM can be obtained by hybriding 16-QAM and 4-QAM.
[58] Figs. 5 and 6 show examples of a hybrid ratio when DVB-S2 LDPC (Low Density
Parity Check) code is used as an inner code. The first column on the table represents constellation type. HOQ (Higher-Order QAM) ratio represents a ratio for higher-order QAM between two QAM types. LOQ (Lower-Order QAM) ratio is 1-HOQ ratio. Hybrid QAM can be obtained by two adjacent Even-QAMs. For example, hybrid 128-QAM (bit/cell=7) is obtained by hybriding 256-QAM and 64-QAM. HOQ bits and LOQ bits represent number of bits used for mapping into HOQ symbol and LOQ symbol respectively in one LDPC block. HOQ symbols and LOQ symbols represent number of symbols after symbol mapping. Total symbol is a sum of the HOQ symbols and the LOQ symbols. The last column on the table represents effective number of bits transmitted per QAM symbol. As seen on the table, only Hybrid 128-QAM shows a slight difference from 7 bit/cell.
[59] Fig. 6 shows a case when LDPC block length is 16,200 bits. When a scheduling is performed to evenly distribute QAM symbols, which are generated by the Frame Builder, to RF bands of TFS system, the value of the total symbols should be divisible by a least common multiple of each index number of RF band. For example, if six RF bands are allowed, then the value of total symbols on the table should be divisible by a least common multiple of 1 through 6, i.e., 60. For the case shown in Fig. 5, it is divisible. However, for the case shown in Fig. 6, it is not divisible. If LDPC block length is 16,200 bits as shown in Fig. 6, the total symbols on the table can be made divisible by 60 by combining four of the LDPC blocks into a single LDPC block having a length of 64,800 as in Fig. 5.
[60] Fig. 7 shows an example of QAM mapper using hybrid modulation. Bit stream parser(c-401) can parse inputted bitstreams into HOQ mapper(c-402a) and LOQ mapper(c-402b). The symbol merger(c-403) can merge the two inputted symbol streams into a single symbol stream. FEC (Forward Error Correction) block merger (c-404), for example, can combine four of bit symbol blocks having a length of 16,200 into a single block having a length of 64,800.
[61] Fig. 8 shows an example of QAM mapper combined with inner interleavers.
Bitstreams can be divided by bitstream parser (d-402) into bitstreams for HOQ and LOQ mappers. Each bitstream goes through bit interleaving (d-403a, d-403b) and demux (d-404a, d-404b) processes. Throughout these processes, characteristics of LDPC codeword and constellation reliability can be combined. Each output can be converted into symbolstreams by the HOQ and LOQ mappers (d-405a, d-405b), then merged into a single symbols tream by the symbol merger (d-406).
[62] Where an hybrid modulation is used, improved performance can be achieved by adjusting signal power of HOQ (Higher-order QAM) differently from power of LOQ(Lower-order QAM). To differentiate the powers, a power calibration, which applies different power to each of the QAM mapper of the hybrid modulation, can be used.
[63] Fig. 9 shows an example of HOQ/LOQ power calibrations applied to QAM mappers using a hybrid modulation. Bitstream parser (c 1-401) can split inputted bitstreams into HOQ mapper (cl-402a) and LOQ mapper (cl-402b). Power calibrations (cl-403a and c 1 -403b), which can optimize performance while maintaining a total transmission power, can be performed to the outputted symbol streams from the HOQ mapper (cl-402a) and LOQ mapper (cl-402b). Symbol merger (c 1-404) can merge the two symbol streams into a single symbol stream. FEC block merger (c 1-405) can merge four of symbol blocks corresponding to 16,200 bits into a single symbol block corresponding to 64,800 bits when a length of the inputted symbol block is 16,200 bits.
[64] Fig. 10 shows an example of HOQ/LOQ power calibration applied to QAM mapper which is combined with an inner interleaver. LDPC encoded (d 1-401) bitstreams can be split into bitstreams by bitstream parser (d 1-402) for HOQ and LOQ mapping. Each bitstream can be bit interleaved (dl-403a and dl-403b) and demuxed (dl-404a and dl-404b) and can have characteristics of LDPC codeword and constellation reliability. Each output can be transformed into symbol stream by symbol mapper (dl-405a and dl-405b). An optimum value of power can be applied by the power calibrations (dl-406a and dl-406b) to each QAM while maintaining a total transmission power. The two symbol streams can be merged into a single symbol stream by the symbol merger (d 1-407).
[65] Fig. 11 shows an example of bit interleaving. Bits can be saved into a matrix type memory having columns and rows in the direction of column or in the direction of the blue arrow. Then the saved bits can be read out in the direction of row or in the direction of the red arrow.
[66] Figs. 12 and 13 show numbers of columns and rows of HOQ bit interleaver (d-403a) and LOQ bit interleaver (d-403b) according to QAM modulation type. As seen in the tables, when a typical even-QAM is used but a hybrid modulation is not used, only HOQ interleaving is used.
[67] Fig. 14 shows an example of the demux. It shows that interleaved outputs according to QPSK, 16-QAM, 64-QAM, and 256-QAM can be demultiplexed and mapped. It also shows that the numbers of output bitstreams from demuxs are 2, 4, 6, and 8 respectively.
[68] Detail of the demux operation is shown in Fig. 15. As seen in the figure, output order of interleaver can be changed by demux. For example, for the case of 16-QAM, bitstreams can be outputted as j-th output bitstream of each demux according to a value resulting from performing a modulo-4 operation on index of input bitstream b. Fig. 15 shows a relationship between a value resulting from a modulo operation and demux output branch index j.
[69] Fig. 16 shows six examples of demultiplexer. Each of the example shows a method of assigning different reliability to bits located in column of bit-interleaver. In other words, yO,O and yl,0 indicate MSB (Most significant bit) in constellation, thus indicate high reliability. As the number increases, it becomes LSB and indicates low reliability. Six methods are suggested. Those are a mapping method used in DVB-T, an opposite mapping method to the mapping method used in DVB-T, a bowl-type which assigns high priority to each end of column of bit-interleaver, a bulge-type which assigns high priority in the middle of column, an increasing-type which assigns high priority in the right side of column, and a decreasing-type which assigns high priority in the left side of column.
[70] These methods can be useful in an irregular LDPC. In case of the irregular LDPC, reliability of each bit is not identical due to characteristics of H-matrix. Thus, a bit in a particular location has higher reliability, while the other bit in another location has lower reliability. An H-matrix of an LDPC changes as code-rate changes and bit re- liability changes as constellation changes. When a bit-interleaver is designed considering these characteristics, reliability of each bit and reliability from H-matrix of LDPC can be combined. Thus, improved robustness against noise can be obtained. Therefore, performance of system using an LDPC can be improved by using the suggested various examples of demultiplexer. In other words, by using varying demultiplexers depending on an LDPC code-rate and a constellation type, system performance can be improved.
[71] In addition, these examples simply relates to a sequence of data being read by bit- interleaver, thus, can reduce or eliminate a physical load to an encoder and a decoder.
[72] Fig. 17 shows an example of a demultiplexer. It is a structure appropriate for being used with FEC which has various characteristics for each code rate such as irregular LDPC. For a case where multiple of optimal demultiplexers for each code rate exist, DEMUX (g3-404) is positioned to utilize all of the demultiplexers (g3-402 and g3-403). In addition, by using DEMUX selection signal, a demultiplexer which is appropriate for a coderate and constellation used in the FEC can be used.
[73] Fig. 18 shows an example of a DEMUX selection signal. This signal is appropriate for an LDPC and a QAM modulation used in DVB-S2. [All] means that all demultiplexer can be used, while [No-int, No-Demux] means signal which didn't go through Bit-interleaver and demultiplexer being used for mapping. The other numbers shown indicate type number of the demultiplexer shown in the Fig. 16.
[74] Fig. 19 shows a relationship between an input bitstream of bit interleaver and an output bitstream of demux. As seen in the equations, dividing index of input bitstream by 2, 4, 6, and 8 is a result by the interleaving and mapping each index to index of output bitstream is a result by the demux.
[75] Fig. 20 shows an example of QAM symbol mapping. Output bitstream of demux can be converted into symbolstream by using Gray mapping rule. Even if it is not shown, it can be extended to constellation of 256-QAM or more.
[76] Fig. 21 shows an example of MIMO/MISO Encoder. MIMO/MISO Encoder (501) applies MIMO/MISO method to obtain an additional diversity gain or payload gain. MIMO/MISO Encoder can output signals for total A of antennas. MIMO encoding can be performed individually on total A of antenna signals for each RF band among total R of RF bands. A is equal to or greater than 1.
[77] Fig. 22 shows an example of a modulator, specifically an example of an OFDM modulator. PAPR (Peak- to- Average Power Ratio) reduction 1 (601) can be performed on Antenna (m) signals of RF (n) bands. IFFT (602) can be performed for OFDM demodulation. PAPR reduction 2 (603) can be performed after the IFFT. ACE (Active Constellation Extension) and a tone reservation can be used for the PAPR reduction 2 (603). Lastly, guard interval (604) can be inserted. [78] Fig. 23 shows an example of the analog processor. Output of each modulator can be converted to an analog-domain signal by a DAC (Digital to Analog Conversion) (701), then can be transmitted to antenna after up-conversion (702). Analog filtering (703) can be performed.
[79] Fig. 24 shows an example of a TFS-OFDM receiver. When total R of RF bands are used for TFS system, received signals by AFE (Analog Front End) (801a,b) can be demodulated by demodulators (802a,b), then can be decoded by MIMO/MISO Decoder (803) to obtain diversity gain. Frame parser (804) can restore multiple PLP signals from received TFS frame. BICM decoder (805) can correct errors in a transmission channel. Finally, output processor (806) can restore signals according to necessary format.
[80] Fig. 25 shows an example of an AFE (Analog Front End). FH (Frequency
Hopping)-tuner (901) can perform a frequency hopping and tune signals according to inputted RF center frequency. After down-conversion (902), signals can be converted to digital signals by ADC (Analog to Digital Conversion) (903).
[81] Fig. 26 shows an example of a demodulator, specifically an OFDM demodulator.
TFS detector (1001) can detect TFS signals in a received digital signal. TFS sync
(1002) can synchronize in time and frequency domains. After GI (Guard Interval)
(1003) is removed, symbols in frequency domain can be obtained by performing FFT
(1004) for OFDM demodulation. Channel Estimation (1005) can estimate distortion in a transmission channel based on pilot signals. Based on the estimated distortion, Channel Equalization (1006) can compensate distortion in the transmission channel. Finally, PL (Physical Layer) signaling information can be extracted from equalized data and can be transmitted to a system controller.
[82] Fig. 27 shows an example of MIMIO/MISO decoder. Diversity and multiplexing gain can be obtained from data received from total B of antennas. For MIMO, B is greater than 1. For MISO, B is 1.
[83] Fig. 28 shows an example of a Frame parser. Total R of the inputted RF bands data can undergo frequency deinterleaving (1201a, b), then can be reconstructed into datastream by TFS frame parser for each PLP (Physical Layer Path) according to a TFS scheduling. For each PLP, input data for BICM decoder can be obtained by using time domain deinterleaver (1203a, b) and QAM demapper (1204a, b). At this point, hybrid QAM demapper can be used as the QAM demapper.
[84] Fig. 29 shows an example of performing a QAM demapper, which is a counterpart of
Fig. 7 of transmitter. FEC block splitter can split inputted symbol block unit having 64,800 bits into four symbol blocks of 16,200 bits when short DVB-S2 LDPC mode is used. Symbol splitter (a- 1202) can split inputted symbol streams into two symbol streams for HOQ and LOQ demapper. HOQ demapper (a- 1203a) and LOQ demapper (a- 1203b) can perform HOQ and LOQ demapping respectively. Bitstream merger (a- 1204) can merge two inputted bit streams into a single output bitstream.
[85] Fig. 30 shows an example of a QAM demapper combined with inner deinterleavers which are counterparts of Fig. 8 of transmitter. For each PLP, symbol splitter (b-1201) can split output of time domain deinterleaver into two symbol streams for HOQ and LOQ demappers. HOQ and LOQ Demapper (b- 1202a, b- 1202b) can convert sym- bolstreams into bitstreams. Each bitstream can be rearranged by multiplexer (b- 1203a, b- 1203b), which is a counterpart of the demux of Fig. 8 of transmitter. Two bit deinterleavers (b- 1204a, b- 1204b) can deinterleave bitstreams according to constellation type. Finally, bitstream merger (b-1205) can merge bitstreams into a single bitstream, then LDPC decoder (b-1206) can correct errors in a transmission channel.
[86] Fig. 31 shows an example of QAM demapper which is a counterpart of the Fig. 9.
FEC block splitter can split a symbol block which corresponds to 64,800 bits into four symbol blocks each corresponding to 16,200 bits when a length of the inputted symbol block is 64,800 bits. Symbol splitter (c-1202) can split the inputted symbol streams into symbol streams for HOQ demapping and symbol streams for LOQ demapping. HOQ Power Calibration (c- 1203a) and LOQ Power Calibration (c- 1203b) can calibrate QAM power and Noise variance by taking into account power applied to QAM at transmitter. HOQ demapper (c- 1204a) and LOQ demapper (c- 1204b) can perform HOQ demapping and LOQ demapping respectively. Bitstream merger (c-1205) can merge two inputted streams into a single bit stream.
[87] Fig. 32 shows an example of a QAM demapper combined with inner deinterleaver which is a counterpart of the Fig. 10. Symbol splitter (d-1201) can split output from PLP time deinterleaver into two symbol stream for HOQ demapping and LOQ demapping. Power Calibration (d- 1202a and d- 1202b) can calibrate QAM power and Noise variance by taking into account power applied to QAM at transmitter. The symbols can be transformed into bit streams by the demapper (d- 1203a and d- 1203b). Each bit stream can be rearranged by multiplexer (d- 1204a and d- 1204b) which is an inverse function of demultiplexer shown in Fig. 10. Two bit deinterleavers (d- 1205a and d- 1205b) can deinterleave the bit stream according to constellation type. Finally, bitstream merger (d-1206) can merge the bit streams into a single bit stream and the LDPC decoder (d-1207) can correct error in transmission channel.
[88] Fig. 33 shows an example of multiplexer which is a counterpart of Fig. 17. In addition, Fig. 33 is an example of multiplexer shown in Fig. 30 (b- 1203a and b- 1203b) and Fig. 32 (d-1204a and d- 1204b). When only even-QAMs (4, 16, 64, 256, 1024-QAM ...) are used, path for either HOQ or LOQ is needed. Suggested structure can include a case where a hybrid modulation and a single QAM are used. QAM demapped (e-1201) bit streams can be controlled to pass the mux which is an inverse function of demux applied at transmitter. To be able to control the bit streams, input and output of mux can be controlled (e-1202 and e-1204) and various forms of mux (e- 1203a and e- 1203b) can be positioned. Afterwards, the bit streams can be dein- terleaved by bit-deinterleaver (e-1205). This structure is just an example of designing combination of mux which inverses the combination of suggested demux. A part which controls input and output of mux and the mux can be included in a larger mux.
[89] Fig. 34 shows an example of a BICM decoder. Inner deinterleaver (1301) and outer deinterleaver (1303) can convert burst errors in a transmission channel into random errors. Inner decoder (1302) and outer decoder (1304) can correct errors in the transmission channel.
[90] Fig. 35 shows an example of an output processor. BB (Baseband) frame parser
(1401a~d) can reconstruct input data into total P of PLP data. Service mergers (1402a, b) can merge data into a single TS (Transport Stream) and a single GSE stream. For TS, TS-demux (1403a) can reconstruct original TS. For GSE stream, GSE Decapsulation (1403b) can reconstruct generic stream.
[91] It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

Claims

Claims
[1] A method of transmitting signals for an OFDM (Orthogonal Frequency Division
Multiplexing) system including TFS (Time Frequency Slicing), comprising: encoding bitstreams; performing a hybrid modulation on the encoded bitstreams to transform the encoded bitstreams into symbols; adjusting a signal power of the symbols; and encoding the adjusted symbols into a multiple signal or a single signal. [2] The method according to claim 1, wherein performing the hybrid modulation further comprises: parsing the encoded bitstreams into HOQ (Higher Order Quadrature Amplitude
Modulation) bits and LOQ (Lower Order Quadrature Amplitude Modulation) bits; mapping the HOQ bits into HOQ symbols; and mapping the LOQ bits into LOQ symbols. [3] The method according to claim 2, further comprises adjusting a signal power of the HOQ symbols and adjusting a signal power of the LOQ symbols, wherein the adjusted signal power of the HOQ symbols and the adjusted signal power of the
LOQ symbols are different from each other. [4] The method according to claim 3, wherein an average power of the adjusted signal power of the HOQ symbols and the adjusted signal power of the LOQ symbols is identical to an average power of a signal power of the HOQ symbols prior to adjusting the signal power and a signal power of the LOQ symbols prior to adjusting the signal power. [5] The method according to claim 1, further comprising: interleaving the encoded bitstreams; and demuxing the interleaved bitstreams. [6] A receiver for an OFDM (Orthogonal Frequency Division Multiplexing) system including TFS (Time Frequency Slicing), comprising: a demodulator (802a) configured to transform received signals into OFDM symbols; a power calibrator (c-1203) configured to adjust a signal power of the OFDM symbols; a demapper (c-1204) configured to transform the signal power adjusted OFDM symbols into bitstreams; and a decoder (805) configured to correct errors in the bitstreams. [7] The receiver according to claim 6, further comprises: a symbol splitter (c-1202) configured to split the OFDM symbols into HOQ
(Higher Order Quadrature Amplitude Modulation) symbols and LOQ (Lower
Order Quadrature Amplitude Modulation) symbols; an HOQ power calibrator (c- 1203a) configured to adjust a signal power of the
HOQ symbols; and an LOQ power calibrator (c- 1203b) configured to adjust a signal power of the
LOQ symbols. [8] The receiver according to claim 7, wherein the adjusted signal power of the HOQ symbols and the adjusted signal power of the LOQ symbols are different from each other. [9] The receiver according to claim 8, wherein an average power of the adjusted signal power of the HOQ symbols and the adjusted signal power of the LOQ symbols is identical to an average power of a signal power of the HOQ symbols prior to adjusting the signal power and a signal power of the LOQ symbols prior to adjusting the signal power. [10] The receiver according to claim 6, wherein the power calibrator adjusts a noise variance. [11] A method of receiving signals for an OFDM (Orthogonal Frequency Division
Multiplexing) system including TFS (Time Frequency Slicing), comprising: transforming received signals into OFDM symbols; adjusting a signal power of the OFDM symbols; transforming the adjusted OFDM symbols into bitstreams; and correcting errors in the bitstreams. [12] The method according to claim 11, further comprises: splitting the OFDM symbols into HOQ (Higher Order Quadrature Amplitude
Modulation) symbols and LOQ (Lower Order Quadrature Amplitude
Modulation) symbols; adjusting a signal power of the HOQ symbols; and adjusting a signal power of the LOQ symbols. [13] The method according to claim 12, wherein the adjusted signal power of the
HOQ symbols and the adjusted signal power of the LOQ symbols are different from each other. [14] The method according to claim 13, wherein an average power of the adjusted signal power of the HOQ symbols and the adjusted signal power of the LOQ symbols is identical to an average power of a signal power of the HOQ symbols prior to adjusting the signal power and a signal power of the LOQ symbols prior to adjusting the signal power. [15] The method according to claim 11, wherein adjusting the signal power of the OFDM symbols adjusts a noise variance.
PCT/KR2008/006115 2007-10-18 2008-10-16 Method and system for transmitting and receiving signals WO2009051421A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP08839289A EP2186283A4 (en) 2007-10-18 2008-10-16 Method and system for transmitting and receiving signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US98079907P 2007-10-18 2007-10-18
US60/980,799 2007-10-18

Publications (2)

Publication Number Publication Date
WO2009051421A2 true WO2009051421A2 (en) 2009-04-23
WO2009051421A3 WO2009051421A3 (en) 2009-07-02

Family

ID=40567967

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2008/006115 WO2009051421A2 (en) 2007-10-18 2008-10-16 Method and system for transmitting and receiving signals

Country Status (2)

Country Link
EP (1) EP2186283A4 (en)
WO (1) WO2009051421A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107106689A (en) 2014-11-05 2017-08-29 沃雅戈治疗公司 AADC polynucleotides for treating Parkinson's
MX2017006216A (en) 2014-11-14 2018-08-29 Voyager Therapeutics Inc Compositions and methods of treating amyotrophic lateral sclerosis (als).
SG11201703419UA (en) 2014-11-14 2017-05-30 Voyager Therapeutics Inc Modulatory polynucleotides
KR102392236B1 (en) 2016-05-18 2022-05-03 보이저 테라퓨틱스, 인크. Regulatory Polynucleotides
JOP20190269A1 (en) 2017-06-15 2019-11-20 Voyager Therapeutics Inc Aadc polynucleotides for the treatment of parkinson's disease

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100365965C (en) * 2001-05-08 2008-01-30 西门子公司 Method and device for transmitting data in a multi-carrier system comprising parallel concatenated coding and modulation
DE602004002390T2 (en) * 2003-02-11 2007-09-06 Koninklijke Philips Electronics N.V. AUDIO CODING
US20050204258A1 (en) * 2004-02-13 2005-09-15 Broadcom Corporation Encoding system and method for a transmitter in wireless communications
US7746886B2 (en) * 2004-02-19 2010-06-29 Broadcom Corporation Asymmetrical MIMO wireless communications
US8452316B2 (en) * 2004-06-18 2013-05-28 Qualcomm Incorporated Power control for a wireless communication system utilizing orthogonal multiplexing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of EP2186283A4 *

Also Published As

Publication number Publication date
WO2009051421A3 (en) 2009-07-02
EP2186283A4 (en) 2011-03-09
EP2186283A2 (en) 2010-05-19

Similar Documents

Publication Publication Date Title
US10250357B2 (en) Apparatus for transmitting and receiving a signal and method for transmitting and receiving a signal
US10027518B2 (en) Broadcasting signal transmitter/receiver and broadcasting signal transmission/reception method
KR102017706B1 (en) A broadcast signal transmitting device, a broadcast signal receiving device, a broadcast signal transmitting method, and a broadcast signal receiving method
KR101889796B1 (en) Apparatus and method for transreceiving broadcast signals
DK2536133T3 (en) Method and apparatus for receiving a transmission signal
EP3273655A1 (en) Broadcast signal transmission or reception device and method
EP2186234A2 (en) Method and system for transmitting and receiving signals
EP2525538B1 (en) MIMO Precoding in a QAM system
EP2536135A2 (en) Broadcast signal transmitting apparatus, broadcast signal receiving apparatus, and method for transceiving a broadcast signal in a broadcast signal transceiving apparatus
HUE028393T2 (en) Apparatus and method for transmitting broadcast signals
EP2634986B1 (en) Method and system for transmitting and receiving signals
WO2009051421A2 (en) Method and system for transmitting and receiving signals
EP2536132A2 (en) Broadcast signal transmitting apparatus, broadcast signal receiving apparatus, and method for transceiving a broadcast signal in a broadcast signal transceiving apparatus
EP2195988B1 (en) Method and system for transmitting and receiving signals
EP2195985A2 (en) Method and system for transmitting and receiving signals
WO2009108027A2 (en) Method and system for transmitting and receiving signals
WO2008147157A1 (en) Method of transmitting and receiving a signal and apparatus for transmitting and receiving a signal
EP2536134A2 (en) Broadcast signal transmitting apparatus, broadcast signal receiving apparatus, and method for transceiving a broadcast signal in a broadcast signal transceiving apparatus
EP2195992A2 (en) System for transmitting and receiving signals
WO2008130143A1 (en) Method for signal transmitting and apparatus for the same, method for signal receiving and apparatus for the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08839289

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2008839289

Country of ref document: EP

NENP Non-entry into the national phase in:

Ref country code: DE