WO2008155832A1 - Semiconductor device, and its manufacturing method - Google Patents

Semiconductor device, and its manufacturing method Download PDF

Info

Publication number
WO2008155832A1
WO2008155832A1 PCT/JP2007/062398 JP2007062398W WO2008155832A1 WO 2008155832 A1 WO2008155832 A1 WO 2008155832A1 JP 2007062398 W JP2007062398 W JP 2007062398W WO 2008155832 A1 WO2008155832 A1 WO 2008155832A1
Authority
WO
WIPO (PCT)
Prior art keywords
insulating film
step
over
forming
storage elements
Prior art date
Application number
PCT/JP2007/062398
Other languages
French (fr)
Japanese (ja)
Inventor
Taiji Ema
Original Assignee
Fujitsu Microelectronics Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Microelectronics Limited filed Critical Fujitsu Microelectronics Limited
Priority to PCT/JP2007/062398 priority Critical patent/WO2008155832A1/en
Publication of WO2008155832A1 publication Critical patent/WO2008155832A1/en

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/24Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic

Abstract

Provided is a semiconductor device manufacturing method comprising a first step of forming a first wiring line (28a) over a semiconductor substrate (10), a second step of forming storage elements (30) over the first wiring line, a third step of so forming a first insulating film (42) over the semiconductor substrate as to bury the storage elements, a fourth step of forming such a second insulating film (44) over the first insulating film and the storage elements as has etching characteristics different from those of the first insulating film, a fifth step of etching the second insulating film by using the first insulating film as an etching stopper, thereby to form such grooves (46) in the second insulating film as to expose the upper portions of the storage elements, and a sixth step of burying second wiring lines (32a) in the grooves.
PCT/JP2007/062398 2007-06-20 2007-06-20 Semiconductor device, and its manufacturing method WO2008155832A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/062398 WO2008155832A1 (en) 2007-06-20 2007-06-20 Semiconductor device, and its manufacturing method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/JP2007/062398 WO2008155832A1 (en) 2007-06-20 2007-06-20 Semiconductor device, and its manufacturing method
TW96122478A TW200901442A (en) 2007-06-20 2007-06-22 Semiconductor device and method for manufacturing the same

Publications (1)

Publication Number Publication Date
WO2008155832A1 true WO2008155832A1 (en) 2008-12-24

Family

ID=40155998

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/062398 WO2008155832A1 (en) 2007-06-20 2007-06-20 Semiconductor device, and its manufacturing method

Country Status (2)

Country Link
TW (1) TW200901442A (en)
WO (1) WO2008155832A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009123900A (en) * 2007-11-14 2009-06-04 Toshiba Corp Non-volatile semiconductor storage device
WO2012073503A1 (en) * 2010-12-03 2012-06-07 パナソニック株式会社 Non-volatile storage element, non-volatile storage device, and method for manufacturing same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005523575A (en) * 2002-04-18 2005-08-04 インフィネオン テクノロジーズ アクチエンゲゼルシャフト Combination of materials of tunnel junction cap layer, tunnel junction hard mask, and tunnel junction stack seed film in MRAM processing
JP2005524238A (en) * 2002-04-30 2005-08-11 マイクロン テクノロジー インコーポレイテッド Manufacturing method of MRAM element
JP2007042804A (en) * 2005-08-02 2007-02-15 Renesas Technology Corp Semiconductor device and manufacturing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005523575A (en) * 2002-04-18 2005-08-04 インフィネオン テクノロジーズ アクチエンゲゼルシャフト Combination of materials of tunnel junction cap layer, tunnel junction hard mask, and tunnel junction stack seed film in MRAM processing
JP2005524238A (en) * 2002-04-30 2005-08-11 マイクロン テクノロジー インコーポレイテッド Manufacturing method of MRAM element
JP2007042804A (en) * 2005-08-02 2007-02-15 Renesas Technology Corp Semiconductor device and manufacturing method thereof

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009123900A (en) * 2007-11-14 2009-06-04 Toshiba Corp Non-volatile semiconductor storage device
US8575589B2 (en) 2007-11-14 2013-11-05 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and method of manufacturing the same
WO2012073503A1 (en) * 2010-12-03 2012-06-07 パナソニック株式会社 Non-volatile storage element, non-volatile storage device, and method for manufacturing same
CN103168359A (en) * 2010-12-03 2013-06-19 松下电器产业株式会社 Non-volatile storage element, non-volatile storage device, and method for manufacturing same
US9214628B2 (en) 2010-12-03 2015-12-15 Panasonic Intellectual Property Management Co., Ltd. Nonvolatile memory element, nonvolatile memory device, and manufacturing method for the same

Also Published As

Publication number Publication date
TW200901442A (en) 2009-01-01

Similar Documents

Publication Publication Date Title
CN103545275B (en) Silicon through hole encapsulating structure and formation method
CN104137250B (en) Structure and method for strain-relieved tsv
KR100743648B1 (en) Method of manufacturing wafer level system in packge
WO2018107531A1 (en) Flexible display structure and manufacturing method thereof
WO2011149616A3 (en) Planarizing etch hardmask to increase pattern density and aspect ratio
WO2011154360A3 (en) Integrated circuit having a junctionless depletion-mode fet device
SG183777A1 (en) Semiconductor device and method of forming compliant stress relief buffer around large array wlcsp
WO2012087580A3 (en) Trap rich layer for semiconductor devices
EP2388826A3 (en) Method of forming current tracks on semiconductors
EP2154723A3 (en) MESA termination structures for power semiconductor devices
TW200620489A (en) Strained fully depleted silicon on insulator semiconductor device and manufacturing method therefor
TWI256677B (en) Barrier material and process for Cu interconnect
WO2006124295A3 (en) Backside method and system for fabricating semiconductor components with conductive interconnects
TW200725803A (en) Via structure and process for forming the same
WO2008057392A3 (en) Methods of fabricating semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
WO2005111817A3 (en) Semiconductor device and method of forming the same
WO2009108311A3 (en) Isolated transistors and diodes and isolation and termination structures for semiconductor die
EP1858063A3 (en) Manufacturing method of semiconductor device
TW200729515A (en) Semiconductor device and method for fabricating the same
WO2007084879A3 (en) Low resistance and inductance backside through vias and methods of fabricating same
TW200742045A (en) Semiconductor device having a recess channel transistor
WO2012074783A3 (en) Low-profile microelectronic package, method of manufacturing same, and electronic assembly containing same
TW200610096A (en) Multiple-depth sti trenches in integrated circuit fabrication
CN109962093A (en) Show equipment
TW200731530A (en) Semiconductor devices and methods for fabricating the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07767237

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase in:

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07767237

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase in:

Ref country code: JP