WO2008155812A1 - プロセッサおよびプリフェッチ支援プログラム - Google Patents

プロセッサおよびプリフェッチ支援プログラム Download PDF

Info

Publication number
WO2008155812A1
WO2008155812A1 PCT/JP2007/062256 JP2007062256W WO2008155812A1 WO 2008155812 A1 WO2008155812 A1 WO 2008155812A1 JP 2007062256 W JP2007062256 W JP 2007062256W WO 2008155812 A1 WO2008155812 A1 WO 2008155812A1
Authority
WO
WIPO (PCT)
Prior art keywords
register
address
processor
instruction
update instruction
Prior art date
Application number
PCT/JP2007/062256
Other languages
English (en)
French (fr)
Inventor
Takashi Toyoshima
Takashi Aoki
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to JP2009520166A priority Critical patent/JP4643740B2/ja
Priority to GB0920654A priority patent/GB2466695B/en
Priority to PCT/JP2007/062256 priority patent/WO2008155812A1/ja
Publication of WO2008155812A1 publication Critical patent/WO2008155812A1/ja
Priority to US12/622,817 priority patent/US8166252B2/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30047—Prefetch instructions; cache control instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3812—Instruction prefetching with instruction modification, e.g. store into instruction stream
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/6028—Prefetching based on hints or prefetch instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

　プロセッサは、レジスタ更新命令を検出すると、レジスタ更新命令のアドレスを更新されるレジスタの識別情報に対応付けてレジスタ・プロデューサ・テーブルに登録する。プロセッサは、レジスタによって間接的に指定されるアドレスにアクセスする命令を検出すると、アドレスを指定したレジスタの識別情報によって、レジスタ・プロデューサ・テーブルに登録されたレジスタ更新命令のアドレスを特定する。プロセッサは、特定されたアドレスのレジスタ更新命令をアドレス生成命令とみなす。プロセッサは、アドレス生成命令によって更新されたレジスタの値が示すアドレスのデータをキャッシュメモリにプリフェッチする。
PCT/JP2007/062256 2007-06-18 2007-06-18 プロセッサおよびプリフェッチ支援プログラム WO2008155812A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2009520166A JP4643740B2 (ja) 2007-06-18 2007-06-18 プロセッサおよびプリフェッチ支援プログラム
GB0920654A GB2466695B (en) 2007-06-18 2007-06-18 Processor and prefetch support program
PCT/JP2007/062256 WO2008155812A1 (ja) 2007-06-18 2007-06-18 プロセッサおよびプリフェッチ支援プログラム
US12/622,817 US8166252B2 (en) 2007-06-18 2009-11-20 Processor and prefetch support program

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/062256 WO2008155812A1 (ja) 2007-06-18 2007-06-18 プロセッサおよびプリフェッチ支援プログラム

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/622,817 Continuation US8166252B2 (en) 2007-06-18 2009-11-20 Processor and prefetch support program

Publications (1)

Publication Number Publication Date
WO2008155812A1 true WO2008155812A1 (ja) 2008-12-24

Family

ID=40155977

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/062256 WO2008155812A1 (ja) 2007-06-18 2007-06-18 プロセッサおよびプリフェッチ支援プログラム

Country Status (4)

Country Link
US (1) US8166252B2 (ja)
JP (1) JP4643740B2 (ja)
GB (1) GB2466695B (ja)
WO (1) WO2008155812A1 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8949579B2 (en) * 2010-10-04 2015-02-03 International Business Machines Corporation Ineffective prefetch determination and latency optimization
US9886734B2 (en) * 2013-04-25 2018-02-06 Intel Corporation Techniques for graphics data prefetching
KR20170140225A (ko) * 2015-04-30 2017-12-20 마이크로칩 테크놀로지 인코포레이티드 향상된 명령어 세트를 구비한 중앙 처리 유닛
US10684857B2 (en) * 2018-02-01 2020-06-16 International Business Machines Corporation Data prefetching that stores memory addresses in a first table and responsive to the occurrence of loads corresponding to the memory addresses stores the memory addresses in a second table

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0855025A (ja) * 1994-06-06 1996-02-27 Hitachi Ltd データプリフェッチ方法およびそのための情報処理装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0651982A (ja) * 1992-08-04 1994-02-25 Fujitsu Ltd 演算処理装置
JP2638434B2 (ja) 1993-08-13 1997-08-06 日本電気株式会社 キャッシュプリフェッチ装置
US5652858A (en) 1994-06-06 1997-07-29 Hitachi, Ltd. Method for prefetching pointer-type data structure and information processing apparatus therefor
JP3548616B2 (ja) * 1995-01-20 2004-07-28 株式会社日立製作所 情報処理装置
JPH11143774A (ja) 1997-11-06 1999-05-28 Hitachi Ltd キャッシュ制御機構
US7774578B2 (en) * 2006-06-07 2010-08-10 Advanced Micro Devices, Inc. Apparatus and method of prefetching data in response to a cache miss

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0855025A (ja) * 1994-06-06 1996-02-27 Hitachi Ltd データプリフェッチ方法およびそのための情報処理装置

Also Published As

Publication number Publication date
GB0920654D0 (en) 2010-01-13
GB2466695B (en) 2011-11-23
JPWO2008155812A1 (ja) 2010-08-26
US8166252B2 (en) 2012-04-24
US20100070716A1 (en) 2010-03-18
JP4643740B2 (ja) 2011-03-02
GB2466695A (en) 2010-07-07

Similar Documents

Publication Publication Date Title
WO2008042298A3 (en) Data cache virtual hint way prediction, and applications thereof
WO2006118667A3 (en) Prefetching across a page boundary
WO2007124307A3 (en) Virtually-tagged instruction cache with physically-tagged behavior
WO2008155815A1 (ja) 情報処理装置及びキャッシュ制御方法
IN2012DN02977A (ja)
TW200604808A (en) Cache memory and method of control
IL206847A0 (en) Dynamic address translation with frame management
WO2008005825A3 (en) Methods, systems, and computer program products for providing access to addressable entities using a non-sequential virtual address space
WO2009094163A3 (en) Alternate address space to permit virtual machine monitor access to guest virtual address space
TW200745850A (en) Lookup table addressing system and method
WO2006060220A3 (en) Method and apparatus for accessing physical memory from a cpu or processing element in a high performance manner
IN2013CN00694A (ja)
GB2435780A (en) System,method and apparatus of securing an operating system
GB2484881A (en) Transactional memory system with efficient cache support
GB2441665A (en) Primitives to enhance thread-level speculation
WO2006096569A3 (en) Forward looking branch target address caching
TW200625101A (en) Backup/restore system and method thereof
TW200943176A (en) System and method of data forwarding within an execution unit
WO2007002803A3 (en) Preventing multiple translation lookaside buffer accesses for a same page in memory
WO2012015766A3 (en) Cache memory that supports tagless addressing
TW200719216A (en) Call return stack way prediction repair
CN105144122A (zh) 外部可编程存储器管理单元
WO2012135429A3 (en) Method and system for optimizing prefetching of cache memory lines
WO2011133146A3 (en) Storage efficient sectored cache
GB0607149D0 (en) External state cache for computer processor

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07745487

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009520166

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 0920654

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20070618

WWE Wipo information: entry into national phase

Ref document number: 0920654.1

Country of ref document: GB

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07745487

Country of ref document: EP

Kind code of ref document: A1