WO2008120079A2 - Improvement of defectivity of post thin layer separation by modification of its separation annealing - Google Patents

Improvement of defectivity of post thin layer separation by modification of its separation annealing Download PDF

Info

Publication number
WO2008120079A2
WO2008120079A2 PCT/IB2008/000747 IB2008000747W WO2008120079A2 WO 2008120079 A2 WO2008120079 A2 WO 2008120079A2 IB 2008000747 W IB2008000747 W IB 2008000747W WO 2008120079 A2 WO2008120079 A2 WO 2008120079A2
Authority
WO
WIPO (PCT)
Prior art keywords
furnace
temperature
annealing
phase
substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2008/000747
Other languages
French (fr)
Other versions
WO2008120079A3 (en
Inventor
Walter Schwarzenbach
Nadia Ben Mohamed
Fleur Guittard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to DE112008000468.4T priority Critical patent/DE112008000468B4/en
Priority to US12/529,482 priority patent/US8088671B2/en
Publication of WO2008120079A2 publication Critical patent/WO2008120079A2/en
Anticipated expiration legal-status Critical
Publication of WO2008120079A3 publication Critical patent/WO2008120079A3/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Definitions

  • the present invention relates to making composite structures for electronics, optics or microelectronics. More precisely, the invention relates to a method of detaching two substrates at an embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising
  • the invention also relates to a Silicon On Insulator (SOI) type structure obtained by such a method.
  • SOI Silicon On Insulator
  • thermal separation annealing is thus one of the steps in the Smart CutTM method used to produce SOI type composite structures.
  • the SOI surface (buried oxide layer and superficial silicon layer) is transferred from a donor substrate (previously oxidized and implanted) to a receiver substrate (which was bonded to the donor substrate).
  • the donor substrate is detached from the receiver substrate.
  • an SOI . type structure is obtained, that may also be designated as a "positive substrate” and a “residual substrate;” the residual substrate may be designated as a “negative substrate,” and may be recycled. It is specified that the separation annealing is implemented in a furnace. After separation annealing, a defect known as a "cleavage line" is sometimes observed.
  • This defect may be characterized as follows: - the defect appears near the center of the negative substrate;
  • the defect may cross through the entire thickness of this negative substrate
  • the defect propagates by moving along the crystallographic directions of the crystal constituting the negative substrate; - the defect may propagate until a sufficient size to cause breakage of the negative substrate is reached.
  • Such a “sufficient size” corresponds to the case where the defect propagates on the entire diameter of the substrate and the substrate then "spontaneously" breaks or to the case where the defect sufficiently weakens the substrate so that the substrate breaks during possible mechanical stress.
  • the "cleavage line” defect may damage the positive substrate.
  • the defect on the negative substrate may lead to the positive substrate being damaged.
  • Figures 1a and 1b present maps of defects present on two SOI structures
  • the negative substrate presents a complete "cleavage line” defect that led to breakage of the negative substrate.
  • the negative substrate defect is definitely propagated on the SOI structure.
  • the negative substrate presents the beginning of a "cleavage line” present in the center.
  • the defect is also propagated on the SOI structure.
  • the present invention proposes mitigating the abovementioned problems and particularly enabling the implementation of separation annealing allowing the "cleavage line" type defect on the positive substrate to be reduced.
  • the invention proposes a method of detaching two substrates at the embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and annealing at this high temperature to be stabilized, a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened, then the substrates are unloaded from the furnace, characterized in that the second phase is regulated so as to minimize temperature inhomogeneities at the surface of the detached substrates when the furnace is opened.
  • aspects of this method are the following
  • the period of the second phase is defined by a duration setting.
  • the temperature of the furnace is regulated so as to change to a target temperature that is low enough to have not been reached at the end of the second phase, - during unloading, the temperature of the substrates is less than 200 0 C,
  • this gas may be Nitrogen or Argon, the rate is equal to 12 slm before the furnace is opened and 20 slm at the end of the second phase and during the third phase,
  • the target temperature is on the order of 50 0 C
  • - the high temperature is on the order of 500 0 C
  • the temperature decreases at a rate of 10°C per minute
  • the invention relates to the application of a method of the invention for detaching a substrate whose diameter is equal to or greater than 300 mm.
  • - Figure 2 illustrates a map of the surface roughness expressed in Haze measured by means of a piece of KLA Tencor SP2 inspection equipment on an SOI structure against which the negative substrate presented a "cleavage line" defect
  • - Figure 3 illustrates the average temperature (dotted lines) measured in a furnace on an SOI structure during conventional separation annealing, as well as the gradient of this temperature (solid lines),
  • FIG. 4 is a graph similar to that of Figure 3 for separation annealing according to the invention
  • FIG. 5a and 5b illustrate maps of tearing-off type defects observed at the surface of an SOI after detachment by using conventional annealing and annealing according to the invention respectively
  • FIGS. 6a, 6b and 6c illustrate diagrams of comparisons . between defects observed in an SP2 type measurement between populations of SOI structures obtained with conventional annealing and annealing according to the invention. SOD (defect at 0.15 ⁇ m) type defects are presented in Figure 6a. AC (defect at 0.5 ⁇ m) type defects are presented in Figure 6b. Tearing-off type defects in the center of the structure are presented in Figure 6c.
  • the invention relates to a method of detaching two substrates at an embrittlement zone situated at a given depth of one of two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising
  • the invention aims to prevent the appearance of "cleavage line" type defects.
  • Figure 2 illustrates a map of the surface roughness expressed in Haze measured by means of a piece of KLA Tencor SP2 inspection equipment on an SOI structure against which the negative substrate presented a "cleavage line” type defect.
  • a line is found that results from the support of the "damaged" negative substrate facing the positive substrate (that will provide the SOI structure) before separation of the substrates.
  • the invention seeks to not lengthen the duration of the thermal annealing (and thus the duration of the method) compared to the conventional annealing known to the person skilled in the art.
  • a temperature setting for the furnace to reach (for example on the order of 200 0 C, measured by temperature sensors placed at the bottom of the structure composed of the positive substrate and the negative substrate) and to wait until this temperature is reached before passing to the next step.
  • the following step is the opening of the furnace for unloading the structure.
  • the temperature of the substrates contained in the furnace may be higher. This is due to the molecular dynamics of the substrates cooling that is generally slower than the cooling of the furnace atmosphere (the differential being due to, in particular, the thermal inertia of the structures plus support assembly).
  • opening the furnace leads to imposing a first thermal shock on the structures, which are at a high real temperature.
  • opening the furnace door thus leads to the measured temperature of the furnace being lowered to under the temperature setting, and the furnace temperature regulation tends to start phasing in furnace heat in order to maintain the temperature at the temperature setting; this would impose a second thermal shock on the structures.
  • the invention seeks to reduce the thermal constraints undergone by the structure during the end of its thermal separation annealing and particularly when the structure is removed from the furnace in view of limiting "cleavage line" defects. More precisely, separation annealing, and still more precisely, its second phase during which the temperature decreases, will be regulated so as to minimize temperature inhomogeneities at the surface of the substrates separated when the furnace is opened.
  • the separation annealing will be interrupted at the end of a given duration and, in any case, well before the real temperature has decreased to the temperature setting value.
  • the structure when the furnace is opened to unload the structure, the structure presents a low temperature with a low temperature gradient, which has the consequence of limiting the appearance of "cleavage line" defects.
  • the invention thus sees to it that the substrates leaving the furnace do not undergo the effects of power bursts from the furnace, when the furnace seeks to regulate its temperature.
  • Figures 3 and 4 illustrate the average temperature (dotted lines) measured on the structure in the furnace and the temperature gradient (solid lines) for conventional annealing and annealing of the invention, respectively.
  • Thermal separation annealing is comprised of three periods, the first period corresponds to preconditioning of the bonding interface (period not discussed). Period Il presents two phases:
  • the substrates are unloaded.
  • Period III is a downgrade since at this time the structure is leaving the furnace and the structure continues to cool outside the furnace (area not discussed).
  • the furnace setting is 200 0 C and when the furnace is opened, the temperature of the structure is higher than 200 0 C (approximately 250°C). In this case, the temperature of the structure is too high and, in addition, the structure undergoes thermal bursts, which leads to a "cleavage line" defect, as illustrated in Figures 1a, 1b and 2.
  • the period of the second phase and the temperature setting of the furnace during the second separation annealing phase is defined to see that when the structure is unloaded from the furnace, the temperature of the structure is minimal, with a low gradient.
  • the invention thus specifies that the furnace is opened, not when the furnace has reached a previously set temperature, but after a duration.
  • this temperature is set at a temperature lower than that used in known separation annealings.
  • the temperature setting is set at a very low value which will not be reached since the annealing will be interrupted beforehand.
  • the temperature setting of the furnace is low enough to not have been reached at the end of the second phase of the thermal separation annealing.
  • the temperature setting of the furnace may be set at 5O 0 C.
  • this low temperature will not be reached by the furnace when the furnace is opened at the end of the second phase of period II.
  • the temperature of the structure when the furnace is opened is, for example, less than 200 0 C.
  • the temperature setting is lowered.
  • the speed of the temperature reduction may, for example, be on the order of 10 0 C per minute.
  • thermal annealings according to the invention may be conducted without lasting longer than thermal separation annealings from the prior art in conformance with the industrial constraints.
  • gas is injected in the furnace and more precisely on the substrates.
  • This gas is typically Nitrogen or Argon.
  • the gas stream is 12 slm (standard liter per minute).
  • 1 slm 1.666 1 ( T 5 m 3 .s "1 .
  • This gas stream passes from 12 slm to 20 slm when the furnace is opened.
  • the method of the invention enables "cleavage line” defects on structures formed from substrates with diameters equal to or greater than 300 mm to be reduced.
  • the "cleavage line” defect problem appears especially when the substrates have large diameters (equal to or greater than 300 mm).
  • Figures 5a and 5b illustrate maps of defects presenting tearing-off type defects by respectively using conventional annealing and annealing from the invention.
  • Figures 6a and 6b respectively compare the particular defectivities at 0.15 ⁇ m and 0.50 ⁇ m recorded with a piece of KLA Tencor SP2 type equipment on these two SOI structure volumes.
  • the discrepancy between the minimum value and the maximum value of the number of defectivities has reduced (between box plots 61 and 62 for particular defectivities at 0.15 ⁇ rri and between box plots 63 and 64 for particular defectivities at 0.50 ⁇ m).
  • the surface of the structure issued from the detachment presents on average a number of particular defectivities at 0.15 ⁇ m and 0.50 ⁇ m on the order of 7 and 3, respectively.
  • Figure 6c illustrates the occurrence of "cluster" type defects, that is, tearing-off defects at the center of the structure calculated from SP2 measurements via a dedicated algorithm.

Landscapes

  • Heat Treatment Of Strip Materials And Filament Materials (AREA)
  • Furnace Details (AREA)
  • Processing And Handling Of Plastics And Other Materials For Molding In General (AREA)

Abstract

The invention relates to a method of detaching two substrates at the embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and annealing at this high temperature to be stabilized, a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened, then the substrates are unloaded from the furnace, characterized in that the second phase is regulated so as to minimize temperature inhomogeneities at the surface of the detached substrates when the furnace is opened.

Description

IMPROVEMENT OF DEFECTIVITY OF POST THIN LAYER
SEPARATION BY MODIFICATION OF ITS SEPARATION
ANNEALING
CONTEXT
The present invention relates to making composite structures for electronics, optics or microelectronics. More precisely, the invention relates to a method of detaching two substrates at an embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising
- a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and stabilizing the annealing at this high temperature,
- a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened and then the substrates are unloaded from the furnace. The invention also relates to a Silicon On Insulator (SOI) type structure obtained by such a method.
Applying such methods to carry out detachment between two substrates, between which an embrittlement surface was defined by implantation, is known.
For example, thermal separation annealing is thus one of the steps in the Smart Cut™ method used to produce SOI type composite structures.
During separation annealing, the SOI surface (buried oxide layer and superficial silicon layer) is transferred from a donor substrate (previously oxidized and implanted) to a receiver substrate (which was bonded to the donor substrate). At the end of the separation annealing, the donor substrate is detached from the receiver substrate.
Thus, an SOI . type structure is obtained, that may also be designated as a "positive substrate" and a "residual substrate;" the residual substrate may be designated as a "negative substrate," and may be recycled. It is specified that the separation annealing is implemented in a furnace. After separation annealing, a defect known as a "cleavage line" is sometimes observed.
This defect may be characterized as follows: - the defect appears near the center of the negative substrate;
- the defect may cross through the entire thickness of this negative substrate;
- the defect propagates by moving along the crystallographic directions of the crystal constituting the negative substrate; - the defect may propagate until a sufficient size to cause breakage of the negative substrate is reached.
Such a "sufficient size" corresponds to the case where the defect propagates on the entire diameter of the substrate and the substrate then "spontaneously" breaks or to the case where the defect sufficiently weakens the substrate so that the substrate breaks during possible mechanical stress.
The appearance of a "cleavage line" defect on the negative substrate does not allow the substrate to be recycled, which corresponds to a loss.
In addition, because the negative substrate is in contact with the positive substrate during separation, the "cleavage line" defect may damage the positive substrate.
In fact, as the two substrates are in close contact, the defect on the negative substrate may lead to the positive substrate being damaged.
This is harmful, since the positive substrate will provide the final SOI structure after annealing. Figures 1a and 1b present maps of defects present on two SOI structures
(positive substrate) against which the negative substrate had presented a "cleavage line" defect.
These maps are obtained by using a piece of KLA Tencor SP2 type inspection equipment allowing the final defectivity of the SOI structure to be measured.
In the case of Figure 1a, the negative substrate presents a complete "cleavage line" defect that led to breakage of the negative substrate. The negative substrate defect is definitely propagated on the SOI structure. In the case of Figure 1b, the negative substrate presents the beginning of a "cleavage line" present in the center. In the same way as the case illustrated in Figure 1a, the defect is also propagated on the SOI structure.
SUMMARY OF THE INVENTION
The present invention proposes mitigating the abovementioned problems and particularly enabling the implementation of separation annealing allowing the "cleavage line" type defect on the positive substrate to be reduced. For this purpose, the invention proposes a method of detaching two substrates at the embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and annealing at this high temperature to be stabilized, a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened, then the substrates are unloaded from the furnace, characterized in that the second phase is regulated so as to minimize temperature inhomogeneities at the surface of the detached substrates when the furnace is opened. Preferred, but not limiting, aspects of this method are the following
- the period of the second phase is defined by a duration setting.
- during the second phase, the temperature of the furnace is regulated so as to change to a target temperature that is low enough to have not been reached at the end of the second phase, - during unloading, the temperature of the substrates is less than 2000C,
- a gas stream is injected on the substrates according to a fixed rate, this gas may be Nitrogen or Argon, the rate is equal to 12 slm before the furnace is opened and 20 slm at the end of the second phase and during the third phase,
- the target temperature is on the order of 500C, - the high temperature is on the order of 5000C,
- during the second phase, the temperature decreases at a rate of 10°C per minute,
- the embrittlement zone was made during a Smart Cut™ type method. In addition, the invention relates to the application of a method of the invention for detaching a substrate whose diameter is equal to or greater than 300 mm.
PRESENTATION OF FIGURES
Other characteristics and advantages of the invention will further emerge from the following description, which is purely illustrative and non-limiting and must be read with regard to the attached figures in which, outside of Figures 1a and 1 b, have already been discussed
- Figure 2 illustrates a map of the surface roughness expressed in Haze measured by means of a piece of KLA Tencor SP2 inspection equipment on an SOI structure against which the negative substrate presented a "cleavage line" defect, - Figure 3 illustrates the average temperature (dotted lines) measured in a furnace on an SOI structure during conventional separation annealing, as well as the gradient of this temperature (solid lines),
- Figure 4 is a graph similar to that of Figure 3 for separation annealing according to the invention, - Figures 5a and 5b illustrate maps of tearing-off type defects observed at the surface of an SOI after detachment by using conventional annealing and annealing according to the invention respectively,
- Figures 6a, 6b and 6c illustrate diagrams of comparisons . between defects observed in an SP2 type measurement between populations of SOI structures obtained with conventional annealing and annealing according to the invention. SOD (defect at 0.15 μm) type defects are presented in Figure 6a. AC (defect at 0.5 μm) type defects are presented in Figure 6b. Tearing-off type defects in the center of the structure are presented in Figure 6c.
DESCRIPTION OF THE INVENTION
As already mentioned, the invention relates to a method of detaching two substrates at an embrittlement zone situated at a given depth of one of two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising
- a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and stabilizing the annealing at this high temperature,
- a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened and then the substrates are unloaded from the furnace.
More particularly, the invention aims to prevent the appearance of "cleavage line" type defects.
Figure 2 illustrates a map of the surface roughness expressed in Haze measured by means of a piece of KLA Tencor SP2 inspection equipment on an SOI structure against which the negative substrate presented a "cleavage line" type defect. In this figure, a line is found that results from the support of the "damaged" negative substrate facing the positive substrate (that will provide the SOI structure) before separation of the substrates.
However, the Applicant has observed that this "cleavage line" has not altered the propagation of detachment waves. The Applicant has deduced that the detachment took place correctly with the exception of the appearance of this "cleavage line."
This tends to indicate that the "cleavage line" defect does not prevent transfer from the SOI surface of a donor substrate to a receiver substrate from being performed. The Applicant has thus deduced that the "cleavage line" type defect probably appears at the end of the separation annealing and is connected to the thermal constraints undergone at the end of annealing.
In fact, in Figures 1a and 1b, the lines observed on the positive substrate have not traversed the transferred layer. During the observation of these defects, the Applicant observed that they are essentially comprised of particles issued from the "break" in the negative substrate. Thus, in the context of the invention, limiting the thermal constraints undergone by the structure during the end of its separation annealing is proposed.
Preliminarily, it will be noted that due to industrial constraints, the invention seeks to not lengthen the duration of the thermal annealing (and thus the duration of the method) compared to the conventional annealing known to the person skilled in the art.
In annealing from the prior art, it is customary to fix a temperature setting for the furnace to reach (for example on the order of 2000C, measured by temperature sensors placed at the bottom of the structure composed of the positive substrate and the negative substrate) and to wait until this temperature is reached before passing to the next step. The following step is the opening of the furnace for unloading the structure.
However, when the furnace is opened, although the measured furnace temperature is 2000C, the temperature of the substrates contained in the furnace may be higher. This is due to the molecular dynamics of the substrates cooling that is generally slower than the cooling of the furnace atmosphere (the differential being due to, in particular, the thermal inertia of the structures plus support assembly). Thus, opening the furnace leads to imposing a first thermal shock on the structures, which are at a high real temperature. In addition, opening the furnace door thus leads to the measured temperature of the furnace being lowered to under the temperature setting, and the furnace temperature regulation tends to start phasing in furnace heat in order to maintain the temperature at the temperature setting; this would impose a second thermal shock on the structures.
These two thermal shocks lead to the formation of inhomogeneity of the temperature distribution at the surface of the structures (that may be expressed by "gradient," the term "gradient" being in the present text understood to refer to a spatial gradient on the surface of a substrate). The Applicant has realized that this inhomogeneity of temperature at the surface of the separated substrates when the furnace was opened probably was connected to the appearance of the cleavage line on the separated substrates. In the context of the invention, the invention seeks to reduce the thermal constraints undergone by the structure during the end of its thermal separation annealing and particularly when the structure is removed from the furnace in view of limiting "cleavage line" defects. More precisely, separation annealing, and still more precisely, its second phase during which the temperature decreases, will be regulated so as to minimize temperature inhomogeneities at the surface of the substrates separated when the furnace is opened.
In this respect, one may, according to a first embodiment, regulate this second annealing phase not in temperature, as is usually done, but in duration.
According to a second embodiment, one may regulate the second annealing phase in temperature but with an extremely low temperature setting - for example on the order of 500C - in such a way that this temperature is too low to be reached in practice. In this second embodiment, the separation annealing will be interrupted at the end of a given duration and, in any case, well before the real temperature has decreased to the temperature setting value.
In fact, when the furnace is opened to unload the structure, the structure presents a low temperature with a low temperature gradient, which has the consequence of limiting the appearance of "cleavage line" defects.
In the context of the invention, the invention thus sees to it that the substrates leaving the furnace do not undergo the effects of power bursts from the furnace, when the furnace seeks to regulate its temperature.
Figures 3 and 4 illustrate the average temperature (dotted lines) measured on the structure in the furnace and the temperature gradient (solid lines) for conventional annealing and annealing of the invention, respectively.
Thermal separation annealing is comprised of three periods, the first period corresponds to preconditioning of the bonding interface (period not discussed). Period Il presents two phases:
- a first phase during which the temperature increases allowing a high temperature to be reached and stabilizing the annealing at this high temperature and, - a second phase during which the temperature changes along a downgrade and after which the furnace will be opened.
After the second phase, the substrates are unloaded.
It is specified that in the present text, "high temperature" is understood to be on the order of 500°C.
Period III is a downgrade since at this time the structure is leaving the furnace and the structure continues to cool outside the furnace (area not discussed).
In Figures 3 and 4, the time the furnace is opened for unloading, carried out at the end of the second phase, is represented by "O."
It appears from Figure 3 (solid lines) that in the case of known type thermal separation annealing, the temperature gradient, when the furnace is opened, undergone by the structure is considerable: approximately 700C resulting from strong variations in the structure when the furnace is opened. As a reminder, here temperature "gradient" is understood to refer to the spatial gradient on the surface of the substrates.
In the case of Figure 3, the furnace setting is 2000C and when the furnace is opened, the temperature of the structure is higher than 2000C (approximately 250°C). In this case, the temperature of the structure is too high and, in addition, the structure undergoes thermal bursts, which leads to a "cleavage line" defect, as illustrated in Figures 1a, 1b and 2.
In the case of separation annealing of the invention, the period of the second phase and the temperature setting of the furnace during the second separation annealing phase is defined to see that when the structure is unloaded from the furnace, the temperature of the structure is minimal, with a low gradient.
The invention thus specifies that the furnace is opened, not when the furnace has reached a previously set temperature, but after a duration.
In the case where the furnace must operate with a temperature setting, in order to avoid the disadvantages of known separation annealings, this temperature is set at a temperature lower than that used in known separation annealings. In this case, in practice the temperature setting is set at a very low value which will not be reached since the annealing will be interrupted beforehand.
Thus, in the case of thermal separation annealing of the invention, in a non-limiting manner, the temperature setting of the furnace is low enough to not have been reached at the end of the second phase of the thermal separation annealing.
For example, the temperature setting of the furnace may be set at 5O0C.
It should be specified that this low temperature will not be reached by the furnace when the furnace is opened at the end of the second phase of period II. The temperature of the structure when the furnace is opened is, for example, less than 2000C.
The duration of the second phase during which the temperature decreases will tend to be longer (see Figure 4) than the duration of this same phase found in known annealings (see Figure 3). Consequently, it appears that in the case of thermal separation annealing of the invention, the part of the separation annealing during which cooling of the structure takes place is favored.
In addition, in order to maintain a constant annealing duration (so as to not increase the duration of the method) while promoting cooling of the structure (that is, period II), the temperature setting is lowered.
The speed of the temperature reduction may, for example, be on the order of 100C per minute.
Thus, thermal annealings according to the invention (see Figure 4) may be conducted without lasting longer than thermal separation annealings from the prior art in conformance with the industrial constraints.
In addition, during the thermal annealing, gas is injected in the furnace and more precisely on the substrates. This gas is typically Nitrogen or Argon.
In period Il of the thermal separation annealing, the gas stream is 12 slm (standard liter per minute). By way of indication, it should be noted that 1 slm = 1.666 1(T5 m3.s"1.
This gas stream passes from 12 slm to 20 slm when the furnace is opened.
This increase in the gas stream promotes cooling of the structure. By referring again to Figure 4 (see solid lines) it appears that the thermal constraints undergone by the structure exiting the furnace were reduced in comparison with the establishment of a known type of annealing (see Figure 3).
In fact, at the furnace exit when the structure is exiting the furnace, its average temperature is 1500C and the temperature gradient is then only 280C, because of this small variations in temperature result.
It was remarked that the establishment of separation annealing according to the invention would reduce "cleavage line" defects by a factor of two.
More precisely, it was observed that in terms of yield for the same type of structure, the number of lots impacted by the "cleavage line" defect would pass from 14% to practically 7%.
Thus, "cleavage line" defects were spectacularly reduced by establishing thermal annealing as described.
In addition, the method of the invention enables "cleavage line" defects on structures formed from substrates with diameters equal to or greater than 300 mm to be reduced. In fact, the "cleavage line" defect problem appears especially when the substrates have large diameters (equal to or greater than 300 mm).
Furthermore, it also follows from the results obtained by the establishment of thermal annealing as described that the costs incurred by such methods are reduced.
In fact, since the "cleavage line" defect was reduced, the number of residual substrates recycled increased.
In addition, in the case where the residual substrate would break, a manual intervention was necessary to extract residual debris from the furnace. In the context of the invention, given that the number of negative substrates that "break" is reduced, one may do without this intervention, which contributes to better yield of the method.
Beyond the "cleavage line" defect, it was observed that promoting cooling of the structure and thus reducing the structure unloading temperature allows the final defectivity, typically measured with a piece of KLA Tencor SP2 type equipment, on the SOI to be reduced.
'Tearing-off type defects measured on SOI were considerably reduced. In addition, "zone not transferred" type defects measured on SOI were reduced.
Figures 5a and 5b illustrate maps of defects presenting tearing-off type defects by respectively using conventional annealing and annealing from the invention.
It clearly appears that tearing-off type defects - particularly on the edges of the structure - have been considerably reduced.
In addition, with thermal separation annealing of the invention, an improvement in the final defectivity was observed, as illustrated in Figure 6. In Figure 6, a volume of SOI wafers benefiting from the proposed thermal separation annealing of the invention is compared to a reference volume, under the same conditions, on the same types of equipment and in the same time interval, but with a known type of separation annealing.
Figures 6a and 6b respectively compare the particular defectivities at 0.15 μm and 0.50 μm recorded with a piece of KLA Tencor SP2 type equipment on these two SOI structure volumes.
For the two types of particular defectivities with annealing from the invention, the discrepancy between the minimum value and the maximum value of the number of defectivities has reduced (between box plots 61 and 62 for particular defectivities at 0.15 μrri and between box plots 63 and 64 for particular defectivities at 0.50 μm).
In particular, the surface of the structure issued from the detachment presents on average a number of particular defectivities at 0.15 μm and 0.50 μm on the order of 7 and 3, respectively. Thus, it clearly appears that by using thermal separation annealing from the invention, the number of particular defectivities has been substantially reduced.
Figure 6c illustrates the occurrence of "cluster" type defects, that is, tearing-off defects at the center of the structure calculated from SP2 measurements via a dedicated algorithm.
The example described focuses on SOI structures; of course the person skilled in the art may easily transpose the present invention to other types of structures that may be obtained via Smart Cut™ type methods.

Claims

1. A method of detaching two substrates at an embrittlement zone situated at a given depth of one of the two substrates, the method comprising a separation annealing step implemented in a furnace, said annealing comprising
- a first phase during which the temperature changes along an upgrade allowing a high temperature to be reached and stabilizing the annealing at this high temperature,
- a second phase during which the temperature changes along a downgrade, at the end of which the furnace is opened and then the substrates are unloaded from the furnace, characterized in that the second phase is regulated so as to minimize temperature inhomogeneities at the surface of the detached substrates when the furnace is opened.
2. The method according to the previous claim, characterized in that the period of the second phase is defined by a duration setting.
3. The method according to one of the previous claims, characterized in that during the second phase, the temperature of the furnace is regulated so as to change to a target temperature that is low enough to have not been reached at the end of the second phase.
4. The method according to claim 1 , characterized in that during unloading, the temperature of the substrates is less than 200°C.
5. The method according to one of the previous claims, characterized in that a gas stream is injected on the substrates according to a fixed rate.
6. The method according to the previous claim, characterized in that the gas is Nitrogen or Argon.
7. The method according to the previous claim, characterized in that before the furnace is opened, the gas stream is equal to 12 slm.
8. The method according to one of claims 1 to 5, characterized in that at the end of the second phase and during the third phase, the gas stream is equal to 20 slm.
9. The method according to claim 3, characterized in that said target temperature is on the order of 5O0C.
10. The method according to claim 1 , characterized in that the high temperature is on the order of 5000C.
11. The method according to claim 1 , characterized in that during the second phase, the temperature decreases at a speed of 1O0C per minute.
12. The method according to one of the previous claims, characterized in that the embrittlement zone was made during a Smart Cut™ type method.
13. The application of a method according to one of claims 1 to 12 for the detachment of a substrate whose diameter is equal to or greater than 300 mm.
PCT/IB2008/000747 2007-03-29 2008-03-18 Improvement of defectivity of post thin layer separation by modification of its separation annealing Ceased WO2008120079A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE112008000468.4T DE112008000468B4 (en) 2007-03-29 2008-03-18 Improving the defect frequency after thin film separation by modifying the separation heat treatment
US12/529,482 US8088671B2 (en) 2007-03-29 2008-03-18 Defectivity of post thin layer separation by modification of its separation annealing

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0754135A FR2914496B1 (en) 2007-03-29 2007-03-29 IMPROVING DEFECTIVITY POST DECOLUTION OF A THIN LAYER BY MODIFICATION OF ITS DECOLUTION RECOVERY.
FR0754135 2007-03-29

Publications (2)

Publication Number Publication Date
WO2008120079A2 true WO2008120079A2 (en) 2008-10-09
WO2008120079A3 WO2008120079A3 (en) 2013-07-18

Family

ID=38739398

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/000747 Ceased WO2008120079A2 (en) 2007-03-29 2008-03-18 Improvement of defectivity of post thin layer separation by modification of its separation annealing

Country Status (4)

Country Link
US (1) US8088671B2 (en)
DE (1) DE112008000468B4 (en)
FR (1) FR2914496B1 (en)
WO (1) WO2008120079A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110890314A (en) * 2018-09-11 2020-03-17 长鑫存储技术有限公司 Preparation method of insulating layer of semiconductor device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6276072B1 (en) 1997-07-10 2001-08-21 Applied Materials, Inc. Method and apparatus for heating and cooling substrates
FR2839385B1 (en) * 2002-05-02 2004-07-23 Soitec Silicon On Insulator PROCESS FOR TAKING OFF MATERIAL LAYERS
EP1429381B1 (en) * 2002-12-10 2011-07-06 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
EP1482548B1 (en) * 2003-05-26 2016-04-13 Soitec A method of manufacturing a wafer
KR100571818B1 (en) * 2003-10-08 2006-04-17 삼성전자주식회사 Nitride-based light emitting device and its manufacturing method
EP1605504B1 (en) * 2004-06-10 2011-05-25 S.O.I. Tec Silicon on Insulator Technologies S.A. Method for manufacturing a SOI wafer

Also Published As

Publication number Publication date
WO2008120079A3 (en) 2013-07-18
DE112008000468B4 (en) 2023-12-21
DE112008000468T5 (en) 2010-04-22
US8088671B2 (en) 2012-01-03
FR2914496A1 (en) 2008-10-03
FR2914496B1 (en) 2009-10-02
US20100105217A1 (en) 2010-04-29

Similar Documents

Publication Publication Date Title
KR100825532B1 (en) How to prepare an epitaxial growth layer
US11373863B2 (en) Method of manufacturing a silicon carbide device and wafer composite including laser modified zones in a handle substrate
JP5567569B2 (en) Method of manufacturing a semiconductor structure or semiconductor device using a layer of semiconductor material having a selected or controlled lattice constant
KR101007273B1 (en) Method for manufacturing structure for epitaxy without exclusion area
CN100415947C (en) Method for producing an epitaxially grown layer
US10186630B2 (en) Seed wafer for GaN thickening using gas- or liquid-phase epitaxy
US8093138B2 (en) Method of fabricating an epitaxially grown layer
US7833877B2 (en) Method for producing a semiconductor substrate
US20110094668A1 (en) Substrate with determinate thermal expansion coefficient
JPWO2001028000A1 (en) SOI wafer manufacturing method and SOI wafer
CN100517724C (en) SOI wafer and method for producing same
US20060014363A1 (en) Thermal treatment of a semiconductor layer
JP2008537341A (en) Wafer separation technology for self-standing (Al, In, Ga) N wafer fabrication
US20240384432A1 (en) Structure comprising monocrystalline layers of aln material on a substrate and substrate for the epitaxial growth of monocrystalline layers of aln material
US9011598B2 (en) Method for making a composite substrate and composite substrate according to the method
CN101286444A (en) Manufacturing method of SOI substrate
JP5722038B2 (en) Method for manufacturing a structure comprising a substrate and a layer deposited on one side thereof
US8088671B2 (en) Defectivity of post thin layer separation by modification of its separation annealing
US7601611B2 (en) Method of fabricating a semiconductor hetero-structure
CN107680901A (en) The flexible compound substrate and manufacture method of a kind of semiconductor epitaxial
KR20140069633A (en) Method of fabricating substrate having thin film of joined for semiconductor device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 1120080004684

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 12529482

Country of ref document: US

RET De translation (de og part 6b)

Ref document number: 112008000468

Country of ref document: DE

Date of ref document: 20100422

Kind code of ref document: P

122 Ep: pct application non-entry in european phase

Ref document number: 08719384

Country of ref document: EP

Kind code of ref document: A2