WO2008111576A1 - Information processing system and core identification controller constituting the information processing system - Google Patents

Information processing system and core identification controller constituting the information processing system Download PDF

Info

Publication number
WO2008111576A1
WO2008111576A1 PCT/JP2008/054349 JP2008054349W WO2008111576A1 WO 2008111576 A1 WO2008111576 A1 WO 2008111576A1 JP 2008054349 W JP2008054349 W JP 2008054349W WO 2008111576 A1 WO2008111576 A1 WO 2008111576A1
Authority
WO
WIPO (PCT)
Prior art keywords
core
processing system
information processing
core identification
memory
Prior art date
Application number
PCT/JP2008/054349
Other languages
French (fr)
Japanese (ja)
Inventor
Takashi Inoue
Arisa Yamaoka
Original Assignee
Toyota Jidosha Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Jidosha Kabushiki Kaisha filed Critical Toyota Jidosha Kabushiki Kaisha
Publication of WO2008111576A1 publication Critical patent/WO2008111576A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Multi Processors (AREA)
  • Storage Device Security (AREA)
  • Memory System (AREA)

Abstract

An information processing system (S) having a memory (4A) shared among microcomputers including a multi-core processor includes a core identification information incorporating means for incorporating core identification information into an unused bit of a signal output from an own microcomputer (100A), a core identification means for identifying a core of an output source based on the signal having incorporated the core identification information output from another microcomputer (100B), an access authority information holding means (21A) for holding access authority information of each core for a predetermined region of the memory (4A), and a memory management means (20A) for managing the access to the memory (4A) by the core of the output source, based on the access authority information held by the core of the output source identified by the core identification means and the access authority information holding means (21A).
PCT/JP2008/054349 2007-03-13 2008-03-11 Information processing system and core identification controller constituting the information processing system WO2008111576A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007063896A JP2008225906A (en) 2007-03-13 2007-03-13 Information processing system, and core identification controller constituting the information processing system
JP2007-063896 2007-03-13

Publications (1)

Publication Number Publication Date
WO2008111576A1 true WO2008111576A1 (en) 2008-09-18

Family

ID=39759511

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/054349 WO2008111576A1 (en) 2007-03-13 2008-03-11 Information processing system and core identification controller constituting the information processing system

Country Status (2)

Country Link
JP (1) JP2008225906A (en)
WO (1) WO2008111576A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114741351A (en) * 2022-06-10 2022-07-12 深圳市航顺芯片技术研发有限公司 Multi-core chip and computer equipment

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101681345B (en) 2008-03-19 2013-09-11 松下电器产业株式会社 Processor, processing system, data sharing processing method, and integrated circuit for data sharing processing
WO2010116536A1 (en) * 2009-04-06 2010-10-14 Hitachi, Ltd. Storage subsystem and its control method
JP5832703B2 (en) 2013-05-20 2015-12-16 三菱電機株式会社 Supervisory control device
CN105095094B (en) 2014-05-06 2018-11-30 华为技术有限公司 EMS memory management process and equipment
JP2017215802A (en) * 2016-05-31 2017-12-07 株式会社リコー Control device and control method
KR20210034372A (en) 2019-09-20 2021-03-30 주식회사 엘지화학 Apparatus and method for managing battery

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0430245A (en) * 1990-05-25 1992-02-03 Oki Electric Ind Co Ltd Multiprocessor control system
JP2000235558A (en) * 1999-02-16 2000-08-29 Hitachi Ltd Main storage sharing multiprocessor system and the sharing area setting method
JP2002342299A (en) * 2001-05-18 2002-11-29 Nec Corp Cluster system, computer and program

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0430245A (en) * 1990-05-25 1992-02-03 Oki Electric Ind Co Ltd Multiprocessor control system
JP2000235558A (en) * 1999-02-16 2000-08-29 Hitachi Ltd Main storage sharing multiprocessor system and the sharing area setting method
JP2002342299A (en) * 2001-05-18 2002-11-29 Nec Corp Cluster system, computer and program

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114741351A (en) * 2022-06-10 2022-07-12 深圳市航顺芯片技术研发有限公司 Multi-core chip and computer equipment

Also Published As

Publication number Publication date
JP2008225906A (en) 2008-09-25

Similar Documents

Publication Publication Date Title
WO2008111576A1 (en) Information processing system and core identification controller constituting the information processing system
WO2008155844A1 (en) Data processing unit and method for controlling cache
ATE430962T1 (en) SHARED CACHE MEMORY MANAGEMENT ACROSS A VARIETY OF VIRTUAL MACHINES
ATE497611T1 (en) INTEGRATED MICROPROCESSOR SYSTEM FOR SAFETY-CRITICAL CONTROLS
WO2011019602A3 (en) Controller and method for providing read status and spare block management information in a flash memory system
TW200951715A (en) Memory system
WO2008021772A3 (en) Multiprocessor system having an input/output (i/o) bridge circuit for transferring data between volatile and non-volatile memory
GB201102541D0 (en) Storage device,data processing device,registration method,and recording medium
WO2004088462A3 (en) Hardware assisted firmware task scheduling and management
MY164570A (en) Method and system for integration of clinical and facilities management systems
MX2010005508A (en) Configuring an identifier for an access point of a femto cell.
BRPI0908824A2 (en) Bidirectional data transfer within a single I / O operation.
MY182334A (en) Queue management system and method
GB201106516D0 (en) Method and system for controlling access
GB2472169A (en) System and method for providing a system management command
TW200834301A (en) Distributed testing for computing features
GB2413045B (en) Key-configured topology with connection management
TW200620107A (en) Information processing device, memory area management method, and computer program
BRPI0915412A2 (en) secure memory management system and method
EP1806679A3 (en) Storage apparatus for preventing falsification of data
EP2296099A3 (en) Information processing apparatus, information processing system, utilization constraint method, utilization constraint program, and recording medium storing the program
JP2015049907A (en) Mother board capable of hot swapping memory
WO2008146476A1 (en) Memory controller, nonvolatile storage device, nonvolatile storage system, and access device
WO2008126202A1 (en) Load distribution program for storage system, load distribution method for storage system, and storage management device
TW200741481A (en) Data transfer in multiprocessor system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08721765

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08721765

Country of ref document: EP

Kind code of ref document: A1