WO2008107934A1 - Multiprocessor system - Google Patents

Multiprocessor system Download PDF

Info

Publication number
WO2008107934A1
WO2008107934A1 PCT/JP2007/000178 JP2007000178W WO2008107934A1 WO 2008107934 A1 WO2008107934 A1 WO 2008107934A1 JP 2007000178 W JP2007000178 W JP 2007000178W WO 2008107934 A1 WO2008107934 A1 WO 2008107934A1
Authority
WO
WIPO (PCT)
Prior art keywords
applications
control data
output monitors
allocation
allocating
Prior art date
Application number
PCT/JP2007/000178
Other languages
French (fr)
Japanese (ja)
Inventor
Hiromasa Takahashi
Takashi Chiba
Shunsuke Kamijo
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/000178 priority Critical patent/WO2008107934A1/en
Publication of WO2008107934A1 publication Critical patent/WO2008107934A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2028—Failover techniques eliminating a faulty processor or activating a spare

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)

Abstract

In a multiprocessor system including a plurality of processor elements (PE), each of the PE includes a plurality of applications which generate control data for controlling a device to be controlled; a plurality of output monitors for monitoring control data generated by the corresponding applications in the other PE; first allocation means for allocating a plurality of applications to a plurality of PE; second allocation means for allocating a plurality of output monitors to a plurality of PE according to allocation of the plurality of applications; and a memory for temporarily storing the generated control data. The output monitors includereallocation means which checks whether the control data generated by the corresponding application stored in the memory is normal and modifies the correspondence between the PE and the output monitors according to the change of the correspondence between the PE and the applications.
PCT/JP2007/000178 2007-03-07 2007-03-07 Multiprocessor system WO2008107934A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/000178 WO2008107934A1 (en) 2007-03-07 2007-03-07 Multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/000178 WO2008107934A1 (en) 2007-03-07 2007-03-07 Multiprocessor system

Publications (1)

Publication Number Publication Date
WO2008107934A1 true WO2008107934A1 (en) 2008-09-12

Family

ID=39737840

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/000178 WO2008107934A1 (en) 2007-03-07 2007-03-07 Multiprocessor system

Country Status (1)

Country Link
WO (1) WO2008107934A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008234117A (en) * 2007-03-19 2008-10-02 Fujitsu Ltd Multiprocessor system, and restoration method in multiprocessor system
JP2013225208A (en) * 2012-04-20 2013-10-31 Toyota Motor Corp Information processing apparatus, information processing method and program
JP2014197307A (en) * 2013-03-29 2014-10-16 グリー株式会社 Monitoring processing method, monitoring processor and monitoring processing system
JP2016144055A (en) * 2015-02-03 2016-08-08 日本電気株式会社 Communication device, communication system, control method and communication program

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6442742A (en) * 1987-08-11 1989-02-15 Hitachi Ltd Fault monitoring method for multi-processor system
JPH05210529A (en) * 1992-01-31 1993-08-20 Fujitsu Ltd Multiprocessor system
JPH0635718A (en) * 1992-07-15 1994-02-10 Matsushita Electric Works Ltd System degradation system at the time of system abnormality
JPH06131314A (en) * 1992-10-22 1994-05-13 Toyota Motor Corp Abnormality monitoring device for cpu
JP2001022599A (en) * 1999-07-06 2001-01-26 Fujitsu Ltd Fault tolerant system, fault tolerant processing method and recording medium for fault tolerant control program

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6442742A (en) * 1987-08-11 1989-02-15 Hitachi Ltd Fault monitoring method for multi-processor system
JPH05210529A (en) * 1992-01-31 1993-08-20 Fujitsu Ltd Multiprocessor system
JPH0635718A (en) * 1992-07-15 1994-02-10 Matsushita Electric Works Ltd System degradation system at the time of system abnormality
JPH06131314A (en) * 1992-10-22 1994-05-13 Toyota Motor Corp Abnormality monitoring device for cpu
JP2001022599A (en) * 1999-07-06 2001-01-26 Fujitsu Ltd Fault tolerant system, fault tolerant processing method and recording medium for fault tolerant control program

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008234117A (en) * 2007-03-19 2008-10-02 Fujitsu Ltd Multiprocessor system, and restoration method in multiprocessor system
JP2013225208A (en) * 2012-04-20 2013-10-31 Toyota Motor Corp Information processing apparatus, information processing method and program
JP2014197307A (en) * 2013-03-29 2014-10-16 グリー株式会社 Monitoring processing method, monitoring processor and monitoring processing system
JP2016144055A (en) * 2015-02-03 2016-08-08 日本電気株式会社 Communication device, communication system, control method and communication program

Similar Documents

Publication Publication Date Title
WO2008017625A3 (en) Distributed autonomous power management in a memory system
WO2012106085A3 (en) At least semi-autonomous modules in a memory system and methods
WO2008132924A1 (en) Virtual computer system and its optimization method
WO2008070172A3 (en) Apparatus, system, and method for remote direct memory access to a solid-state storage device
WO2011005763A3 (en) Data transfer management
EP2015168A3 (en) Storage controller and control method for the same
WO2008131143A3 (en) Dynamically configurable and re-configurable data path
GB2492870A (en) Optimizing a file system for different types of applications in a compute cluster using dynamic block size granularity
WO2009025995A3 (en) Multi-level dram controller to manage access to dram
WO2009038651A3 (en) Systems, devices, and/or methods for managing programmable logic units
WO2012068486A3 (en) Load/store circuitry for a processing cluster
WO2014062543A3 (en) Memory rank and odt configuration in a memory system
TW200602981A (en) Resource management in a multicore architecture
WO2011073691A3 (en) Utility data processing system
WO2014116299A3 (en) Systems and methods for mirroring virtual functions in a chassis configured to receive a plurality of modular information handling systems and a plurality of modular information handling resources
WO2010019407A3 (en) Integrated development engine for a cloud computing environment
CN105573664B (en) Multi-channel memory systems and related power management method
WO2007106521A3 (en) Separate computing device for medical device with computing capabilities
WO2010127973A3 (en) Method of a full coverage low power mode for storage systems storing replicated data items
TW200719145A (en) Stack caching systems and methods
EP2107449A3 (en) Storage system and control method of storage system
GB2486780A (en) Dynamic resource allocation for distributed cluster storage network
WO2015070110A3 (en) Hybrid memory module and system and method of operating the same
WO2008107934A1 (en) Multiprocessor system
WO2014036078A3 (en) Dynamic central cache memory

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07713560

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07713560

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP