WO2014036078A3 - Dynamic central cache memory - Google Patents

Dynamic central cache memory Download PDF

Info

Publication number
WO2014036078A3
WO2014036078A3 PCT/US2013/056980 US2013056980W WO2014036078A3 WO 2014036078 A3 WO2014036078 A3 WO 2014036078A3 US 2013056980 W US2013056980 W US 2013056980W WO 2014036078 A3 WO2014036078 A3 WO 2014036078A3
Authority
WO
WIPO (PCT)
Prior art keywords
module
memory
resources
new
cache
Prior art date
Application number
PCT/US2013/056980
Other languages
French (fr)
Other versions
WO2014036078A2 (en
Inventor
Kimmo J. MYLLY
Original Assignee
Memory Technologies Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memory Technologies Llc filed Critical Memory Technologies Llc
Publication of WO2014036078A2 publication Critical patent/WO2014036078A2/en
Publication of WO2014036078A3 publication Critical patent/WO2014036078A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0873Mapping of cache memory to specific storage devices or parts thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0871Allocation or management of cache space
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72Details relating to flash memory management
    • G06F2212/7207Details relating to flash memory management management of metadata or control data
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72Details relating to flash memory management
    • G06F2212/7208Multiple device management, e.g. distributing data over multiple flash devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G06F9/5016Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory

Abstract

The specification and drawings present a new apparatus, method and software related product for using a cache/central cache module/device (instead of, e.g., system DRAM) which can serve multiple memory modules/devices. Each memory/IO module/device connected to the same memory network (e.g., via hub, bus, etc.) may utilize memory resources of this cache module/device either in a fixed manner using pre-set allocation of resources per the memory module/device, or dynamically using run-time allocation of new resources to an existing module/device per its request or to a new module/device connecting to the memory network (e.g., comprised in a host device) and possibly requesting memory resources.
PCT/US2013/056980 2012-08-28 2013-08-28 Dynamic central cache memory WO2014036078A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/596,480 US9116820B2 (en) 2012-08-28 2012-08-28 Dynamic central cache memory
US13/596,480 2012-08-28

Publications (2)

Publication Number Publication Date
WO2014036078A2 WO2014036078A2 (en) 2014-03-06
WO2014036078A3 true WO2014036078A3 (en) 2014-05-01

Family

ID=50184615

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2013/056980 WO2014036078A2 (en) 2012-08-28 2013-08-28 Dynamic central cache memory

Country Status (3)

Country Link
US (1) US9116820B2 (en)
TW (1) TW201432452A (en)
WO (1) WO2014036078A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8307180B2 (en) 2008-02-28 2012-11-06 Nokia Corporation Extended utilization area for a memory device
US8874824B2 (en) 2009-06-04 2014-10-28 Memory Technologies, LLC Apparatus and method to share host system RAM with mass storage memory RAM
US9417998B2 (en) 2012-01-26 2016-08-16 Memory Technologies Llc Apparatus and method to provide cache move with non-volatile mass memory system
US9311226B2 (en) 2012-04-20 2016-04-12 Memory Technologies Llc Managing operational state data of a memory module using host memory in association with state change
US9164804B2 (en) 2012-06-20 2015-10-20 Memory Technologies Llc Virtual memory module
US9575884B2 (en) * 2013-05-13 2017-02-21 Qualcomm Incorporated System and method for high performance and low cost flash translation layer
KR20180038109A (en) * 2016-10-05 2018-04-16 삼성전자주식회사 Electronic device including monitoring circuit and storage device included therein
TW201818248A (en) 2016-11-15 2018-05-16 慧榮科技股份有限公司 Memory managing method for data storage device
US10754783B2 (en) * 2018-06-29 2020-08-25 Intel Corporation Techniques to manage cache resource allocations for a processor cache
CN111007987A (en) * 2019-11-08 2020-04-14 苏州浪潮智能科技有限公司 Memory management method, system, terminal and storage medium for raid io

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040203670A1 (en) * 1998-09-16 2004-10-14 Openwave Systems Inc. Wireless mobile devices having improved operation during network unavailability
US7181574B1 (en) * 2003-01-30 2007-02-20 Veritas Operating Corporation Server cluster using informed prefetching
US20080127131A1 (en) * 2006-09-13 2008-05-29 Yaoqing Gao Software solution for cooperative memory-side and processor-side data prefetching
US20090222629A1 (en) * 2008-03-01 2009-09-03 Kabushiki Kaisha Toshiba Memory system
US20100005281A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Power-on initialization and test for a cascade interconnect memory system
US20110264860A1 (en) * 2010-04-27 2011-10-27 Via Technologies, Inc. Multi-modal data prefetcher
US20120210326A1 (en) * 2011-02-14 2012-08-16 Microsoft Corporation Constrained Execution of Background Application Code on Mobile Devices

Family Cites Families (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59135563A (en) 1983-01-24 1984-08-03 Hitachi Ltd Computer system having disk cache device
JPH0679293B2 (en) 1990-10-15 1994-10-05 富士通株式会社 Computer system
US5586291A (en) 1994-12-23 1996-12-17 Emc Corporation Disk controller with volatile and non-volatile cache memories
US5845313A (en) 1995-07-31 1998-12-01 Lexar Direct logical block addressing flash memory mass storage architecture
US5802069A (en) 1995-11-13 1998-09-01 Intel Corporation Implementing mass storage device functions using host processor memory
US5924097A (en) 1997-12-23 1999-07-13 Unisys Corporation Balanced input/output task management for use in multiprocessor transaction processing system
US6067300A (en) 1998-06-11 2000-05-23 Cabletron Systems, Inc. Method and apparatus for optimizing the transfer of data packets between local area networks
US7702831B2 (en) 2000-01-06 2010-04-20 Super Talent Electronics, Inc. Flash memory controller for electronic data flash card
US6513094B1 (en) 1999-08-23 2003-01-28 Advanced Micro Devices, Inc. ROM/DRAM data bus sharing with write buffer and read prefetch activity
US6665747B1 (en) 1999-10-22 2003-12-16 Sun Microsystems, Inc. Method and apparatus for interfacing with a secondary storage system
US20060075395A1 (en) 2004-10-01 2006-04-06 Lee Charles C Flash card system
US7552251B2 (en) 2003-12-02 2009-06-23 Super Talent Electronics, Inc. Single-chip multi-media card/secure digital (MMC/SD) controller reading power-on boot code from integrated flash memory for user storage
US6804763B1 (en) 2000-10-17 2004-10-12 Igt High performance battery backed ram interface
US6801994B2 (en) 2000-12-20 2004-10-05 Microsoft Corporation Software management systems and methods for automotive computing devices
US6934254B2 (en) 2001-01-18 2005-08-23 Motorola, Inc. Method and apparatus for dynamically allocating resources in a communication system
US6510488B2 (en) 2001-02-05 2003-01-21 M-Systems Flash Disk Pioneers Ltd. Method for fast wake-up of a flash memory system
US6842829B1 (en) 2001-12-06 2005-01-11 Lsi Logic Corporation Method and apparatus to manage independent memory systems as a shared volume
US6754129B2 (en) 2002-01-24 2004-06-22 Micron Technology, Inc. Memory module with integrated bus termination
US7085866B1 (en) 2002-02-19 2006-08-01 Hobson Richard F Hierarchical bus structure and memory access protocol for multiprocessor systems
WO2003102783A1 (en) * 2002-05-31 2003-12-11 Nokia Corporation Method and memory adapter for handling data of a mobile device using non-volatile memory
JP2004021669A (en) 2002-06-18 2004-01-22 Sanyo Electric Co Ltd Transfer control system and transfer controller and recording device and transfer control method
US7769893B2 (en) 2002-10-08 2010-08-03 Koninklijke Philips Electronics N.V. Integrated circuit and method for establishing transactions
US20050071570A1 (en) 2003-09-26 2005-03-31 Takasugl Robin Alexis Prefetch controller for controlling retrieval of data from a data storage device
US7321958B2 (en) 2003-10-30 2008-01-22 International Business Machines Corporation System and method for sharing memory by heterogeneous processors
JP4402997B2 (en) * 2004-03-26 2010-01-20 株式会社日立製作所 Storage device
KR20070010152A (en) 2004-04-26 2007-01-22 코닌클리케 필립스 일렉트로닉스 엔.브이. Integrated circuit and method for issuing transactions
US7480749B1 (en) 2004-05-27 2009-01-20 Nvidia Corporation Main memory as extended disk buffer memory
US7334107B2 (en) 2004-09-30 2008-02-19 Intel Corporation Caching support for direct memory access address translation
US8843727B2 (en) 2004-09-30 2014-09-23 Intel Corporation Performance enhancement of address translation using translation tables covering large address spaces
US20060288130A1 (en) 2005-06-21 2006-12-21 Rajesh Madukkarumukumana Address window support for direct memory access translation
US7610445B1 (en) 2005-07-18 2009-10-27 Palm, Inc. System and method for improving data integrity and memory performance using non-volatile media
US7571295B2 (en) 2005-08-04 2009-08-04 Intel Corporation Memory manager for heterogeneous memory control
JP4433311B2 (en) 2005-09-12 2010-03-17 ソニー株式会社 Semiconductor memory device, electronic device, and mode setting method
KR100673013B1 (en) 2005-09-21 2007-01-24 삼성전자주식회사 Memory controller and data processing system with the same
JP4903415B2 (en) * 2005-10-18 2012-03-28 株式会社日立製作所 Storage control system and storage control method
JP2007115382A (en) 2005-10-24 2007-05-10 Renesas Technology Corp Semiconductor integrated circuit, storage device, and control program
US7951008B2 (en) 2006-03-03 2011-05-31 Igt Non-volatile memory management technique implemented in a gaming machine
US7753281B2 (en) 2006-06-01 2010-07-13 Hewlett-Packard Development Company, L.P. System and method of updating a first version of a data file in a contactless flash memory device
US20080082714A1 (en) 2006-09-29 2008-04-03 Nasa Hq's. Systems, methods and apparatus for flash drive
TWM317043U (en) 2006-12-27 2007-08-11 Genesys Logic Inc Cache device of the flash memory address transformation layer
TWI463321B (en) * 2007-01-10 2014-12-01 Mobile Semiconductor Corp Adaptive memory system for enhancing the performance of an external computing device
US9100248B2 (en) 2007-05-07 2015-08-04 Vorne Industries, Inc. Method and system for extending the capabilities of embedded devices through network clients
US8527691B2 (en) 2007-07-31 2013-09-03 Panasonic Corporation Nonvolatile memory device and nonvolatile memory system with fast boot capability
US8166238B2 (en) 2007-10-23 2012-04-24 Samsung Electronics Co., Ltd. Method, device, and system for preventing refresh starvation in shared memory bank
US8185685B2 (en) 2007-12-14 2012-05-22 Hitachi Global Storage Technologies Netherlands B.V. NAND flash module replacement for DRAM module
US8880483B2 (en) 2007-12-21 2014-11-04 Sandisk Technologies Inc. System and method for implementing extensions to intelligently manage resources of a mass storage system
JP4533968B2 (en) 2007-12-28 2010-09-01 株式会社東芝 Semiconductor memory device, control method therefor, controller, information processing device
US8892831B2 (en) 2008-01-16 2014-11-18 Apple Inc. Memory subsystem hibernation
US8209463B2 (en) 2008-02-05 2012-06-26 Spansion Llc Expansion slots for flash memory based random access memory subsystem
US7962684B2 (en) 2008-02-14 2011-06-14 Sandisk Corporation Overlay management in a flash memory storage device
JP4672742B2 (en) 2008-02-27 2011-04-20 株式会社東芝 Memory controller and memory system
US8099522B2 (en) 2008-06-09 2012-01-17 International Business Machines Corporation Arrangements for I/O control in a virtualized system
US8166229B2 (en) 2008-06-30 2012-04-24 Intel Corporation Apparatus and method for multi-level cache utilization
US8181046B2 (en) 2008-10-29 2012-05-15 Sandisk Il Ltd. Transparent self-hibernation of non-volatile memory system
US8316201B2 (en) 2008-12-18 2012-11-20 Sandisk Il Ltd. Methods for executing a command to write data from a source location to a destination location in a memory device
US8094500B2 (en) 2009-01-05 2012-01-10 Sandisk Technologies Inc. Non-volatile memory and method with write cache partitioning
US8832354B2 (en) 2009-03-25 2014-09-09 Apple Inc. Use of host system resources by memory controller
US8180981B2 (en) 2009-05-15 2012-05-15 Oracle America, Inc. Cache coherent support for flash in a memory hierarchy
US8874824B2 (en) 2009-06-04 2014-10-28 Memory Technologies, LLC Apparatus and method to share host system RAM with mass storage memory RAM
WO2011044154A1 (en) * 2009-10-05 2011-04-14 Marvell Semiconductor, Inc. Data caching in non-volatile memory
KR101638061B1 (en) 2009-10-27 2016-07-08 삼성전자주식회사 Flash memory system and flash defrag method thereof
WO2011148223A1 (en) 2010-05-27 2011-12-01 Sandisk Il Ltd Memory management storage to a host device
US8938574B2 (en) * 2010-10-26 2015-01-20 Lsi Corporation Methods and systems using solid-state drives as storage controller cache memory
TWI417727B (en) 2010-11-22 2013-12-01 Phison Electronics Corp Memory storage device, memory controller thereof, and method for responding instruction sent from host thereof
US8719464B2 (en) 2011-11-30 2014-05-06 Advanced Micro Device, Inc. Efficient memory and resource management
US20130145055A1 (en) 2011-12-02 2013-06-06 Andrew Kegel Peripheral Memory Management
US8930633B2 (en) 2012-06-14 2015-01-06 International Business Machines Corporation Reducing read latency using a pool of processing cores
US9164804B2 (en) 2012-06-20 2015-10-20 Memory Technologies Llc Virtual memory module

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040203670A1 (en) * 1998-09-16 2004-10-14 Openwave Systems Inc. Wireless mobile devices having improved operation during network unavailability
US7181574B1 (en) * 2003-01-30 2007-02-20 Veritas Operating Corporation Server cluster using informed prefetching
US20080127131A1 (en) * 2006-09-13 2008-05-29 Yaoqing Gao Software solution for cooperative memory-side and processor-side data prefetching
US20090222629A1 (en) * 2008-03-01 2009-09-03 Kabushiki Kaisha Toshiba Memory system
US20100005281A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Power-on initialization and test for a cascade interconnect memory system
US20110264860A1 (en) * 2010-04-27 2011-10-27 Via Technologies, Inc. Multi-modal data prefetcher
US20120210326A1 (en) * 2011-02-14 2012-08-16 Microsoft Corporation Constrained Execution of Background Application Code on Mobile Devices

Also Published As

Publication number Publication date
US9116820B2 (en) 2015-08-25
TW201432452A (en) 2014-08-16
US20140068140A1 (en) 2014-03-06
WO2014036078A2 (en) 2014-03-06

Similar Documents

Publication Publication Date Title
WO2014036078A3 (en) Dynamic central cache memory
WO2009101074A3 (en) Apparatus and method to allocate resources in a data storage library
WO2014031473A3 (en) Multi-level cloud computing system
BR112016010291A8 (en) computing system to fulfill requests from a plurality of clients and method
WO2013016385A3 (en) Multi-core shared page miss handler
GB2495662A (en) Allocating computer resources in a network data processing system
WO2012094345A3 (en) Systems and methods for providing resources and interactivity in computer systems
CA2920638C (en) Method and apparatus for transmitting and receiving resource allocation information in a wireless communication system
WO2013138587A8 (en) Systems, methods and devices for management of virtual memory systems
WO2012044015A3 (en) Method and apparatus for dynamic resource allocation of processing units
MX2019007037A (en) Managing a demand on an electrical grid using a publicly distributed transactions ledger.
WO2014113062A3 (en) Io virtualization system and method using offload processors
WO2016044692A3 (en) Storing and transferring application data between devices
WO2015013139A8 (en) Native application testing
EP4220399A3 (en) Dynamic reconfiguration of applications on a multi-processor embedded system
EP4220402A3 (en) Augmenting capabilities of a host device
EP2583437A4 (en) Distributed avionics
EA201501150A1 (en) INTERACTION BETWEEN DYNAMIC SPECTRUM POLICY CONTROLLER AND DYNAMIC SPECTRUM CONTROLLER
WO2010049910A3 (en) Software defined radio
EP2505021A4 (en) Method, apparatus and system for accessing an application across a plurality of computers
TW200802102A (en) Simultaneous sharing of system resources by multiple input devices
MX2017004286A (en) Method and apparatus for resource balancing in an automation and alarm architecture.
WO2016167980A3 (en) Virtual machine systems
WO2011100921A3 (en) Multi-service node management system, device and method
WO2011114090A3 (en) Requests and data handling in a bus architecture

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13833258

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 13833258

Country of ref document: EP

Kind code of ref document: A2