WO2008097805A2 - Conductor fabrication for optical element - Google Patents

Conductor fabrication for optical element Download PDF

Info

Publication number
WO2008097805A2
WO2008097805A2 PCT/US2008/052615 US2008052615W WO2008097805A2 WO 2008097805 A2 WO2008097805 A2 WO 2008097805A2 US 2008052615 W US2008052615 W US 2008052615W WO 2008097805 A2 WO2008097805 A2 WO 2008097805A2
Authority
WO
WIPO (PCT)
Prior art keywords
conductive material
optical element
aperture
photoresist
dielectric material
Prior art date
Application number
PCT/US2008/052615
Other languages
French (fr)
Other versions
WO2008097805A3 (en
Inventor
Hing Wah Chan
Original Assignee
Solfocus, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/782,359 external-priority patent/US20090025789A1/en
Application filed by Solfocus, Inc. filed Critical Solfocus, Inc.
Publication of WO2008097805A2 publication Critical patent/WO2008097805A2/en
Publication of WO2008097805A3 publication Critical patent/WO2008097805A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/042—PV modules or arrays of single PV cells
    • H01L31/048—Encapsulation of modules
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/02002—Arrangements for conducting electric current to or from the device in operations
    • H01L31/02005—Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier
    • H01L31/02008—Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier for solar cells or solar cell modules
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0224—Electrodes
    • H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/054—Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means
    • H01L31/0547—Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means comprising light concentrating means of the reflecting type, e.g. parabolic mirrors, concentrators using total internal reflection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73257—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/52—PV systems with concentrators

Definitions

  • Some embodiments generally relate to electrical systems incorporating one or more optical elements. More specifically, embodiments may relate to an optical element efficiently adapted for interconnection to electrical devices.
  • an optical element may include metal traces for interconnection to an electrical circuit.
  • the metal traces may be fabricated on and/or within the optical element by any of several known techniques. Using thin film lithographic techniques, metal is evaporated or sputtered onto an optical element within a vacuum, photoresist is deposited on the metal and patterned via masking and UV exposure, and areas of the metal are etched in accordance with the photoresist pattern. Thin film lithography may provide geometrically accurate traces but entails significant expense.
  • Thick film techniques may alternatively be used for fabricating metal traces onto an optical element.
  • a stencil is placed on an optical element and a metal paste is applied to the stencil and the optical element. The stencil is removed and the paste is heated to form a solid metal material. Fabrication using thick film techniques is typically less expensive than corresponding thin film-based fabrication, but cannot provide tolerances required by certain applications.
  • some aspects provide a method, means and/or process steps to deposit conductive material on an optical element using a thick film process, deposit dielectric material on the conductive material, create an aperture in the dielectric material using photolithography to expose a portion of the conductive material, and couple an electrical contact of a solar cell to the exposed portion of the conductive material.
  • the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
  • Deposition of the conductive material on the optical element in some aspects includes placing a stencil on the optical element and spraying molten conductive material on the stencil and the optical element.
  • the dielectric material comprises thick photoresist and creation of the aperture includes masking the thick photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thick photoresist corresponding to the location of the aperture.
  • creation of the aperture includes deposition of thin photoresist on the dielectric material, masking of the thin photoresist in accordance with a location of the aperture, exposure of the masked photoresist, removal of portions of the thin photoresist corresponding to the location of the aperture, and etching away of portions of the dielectric material corresponding to the location of the aperture.
  • Still other aspects include creation of the aperture by depositing thin photoresist on the conductive material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thin photoresist corresponding to the location of the aperture.
  • Deposition of the dielectric material may therefore comprise depositing the dielectric material on the thin photoresist.
  • Some aspects provide an optical element including conductive material deposited on the optical element using a thick film process, dielectric material disposed on the conductive material and defining an aperture created using photolithography, the aperture exposing a portion of the conductive material, and a solar cell comprising an electrical contact coupled to the exposed portion of the conductive material.
  • the dielectric material may include thick photoresist, and the aperture may have been created by masking the thick photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thick photoresist corresponding to the location of the aperture.
  • the aperture may have been created by depositing thin photoresist on the dielectric material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, removing portions of the thin photoresist corresponding to the location of the aperture, and etching away portions of the dielectric material corresponding to the location of the aperture.
  • the aperture may have been created by depositing thin photoresist on the conductive material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thin photoresist corresponding to the location of the aperture.
  • Deposition of the dielectric material may therefore include depositing the dielectric material on the thin photoresist.
  • the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
  • Some aspects may also provide a reflective material deposited on the optical element and an electrical isolator deposited on the reflective material, wherein the conductive material is deposited on the electrical isolator.
  • FIG. 1 is a flow diagram of a method according to some embodiments.
  • FIG. 2A is a perspective view of a portion of an optical element with conductive material disposed thereon according to some embodiments.
  • FIG. 2B is a cross-sectional view of a portion of an optical element with conductive material disposed thereon according to some embodiments.
  • FIG. 3 A is a perspective view of a portion of an optical element with conductive material and dielectric material disposed thereon according to some embodiments.
  • FIG. 3 B is a cross-sectional view of a portion of an optical element with conductive material and dielectric material disposed thereon according to some embodiments.
  • FIG. 4A is a perspective view of a portion of an optical element with conductive material and dielectric material defining apertures disposed thereon according to some embodiments.
  • FIG. 4B is a cross-sectional view of a portion of an optical element with conductive material and dielectric material defining apertures disposed thereon according to some embodiments.
  • FIG. 5 is a perspective view of a portion of an optical element with conductive material and dielectric material disposed thereon, and a solar cell with electrical contacts coupled to portions of the conductive material exposed by apertures defined by the dielectric material according to some embodiments.
  • FIG. 6 is a flow diagram of a method according to some embodiments.
  • FIG. 7A is a perspective view of a transparent optical element according to some embodiments.
  • FIG. 7B is a cross-sectional view of a transparent optical element according to some embodiments.
  • FIG. 8A is a perspective view of a transparent optical element with reflective material disposed thereon according to some embodiments.
  • FIG. 8B is a cross-sectional view of a transparent optical element with reflective material disposed thereon according to some embodiments.
  • FIG. 9A is a perspective view of an optical element with an electrical isolator disposed thereon according to some embodiments.
  • FIG. 9B is a cross-sectional view of an optical element with an electrical isolator disposed thereon according to some embodiments.
  • FIG. 1OA is a perspective view of an optical element with conductive material disposed thereon according to some embodiments.
  • FIG. 1OB is a cross-sectional view of an optical element with conductive material disposed thereon according to some embodiments.
  • FIG. 1 IA is a close-up perspective view of dielectric material applied to a pedestal of an optical element according to some embodiments.
  • FIG. 1 IB is a cross-sectional view of dielectric material applied to a pedestal of an optical element according to some embodiments.
  • FIG. 12A is a close-up perspective view of photoresist applied to dielectric material according to some embodiments.
  • FIG. 12B is a cross-sectional view of photoresist applied to dielectric material according to some embodiments.
  • FIG. 13A is a close-up perspective view of exposed and developed photoresist disposed on dielectric material according to some embodiments.
  • FIG. 13B is a cross-sectional view of exposed and developed photoresist disposed on dielectric material according to some embodiments.
  • FIG. 14A is a close-up perspective view of dielectric material defining apertures exposing conductive material on an optical element according to some embodiments.
  • FIG. 14B is a cross-sectional view of dielectric material defining apertures exposing conductive material on an optical element according to some embodiments.
  • FIG. 15 is a close-up perspective view of an optical element including a solar cell according to some embodiments.
  • FIG. 1 is a flow diagram of process 100 according to some embodiments. Process 100 may be performed by any combination of machine, hardware, software and manual means.
  • conductive material is deposited on an optical element using a thick film process.
  • the conductive material may comprise any combination of one or more currently- or hereafter-known conductors, including but not limited to copper, gold and nickel.
  • the optical element may be configured to manipulate and/or pass desired wavelengths of light.
  • the optical element may comprise any number of disparate materials and/or elements (e.g., lenses, reflective surfaces and optically -transparent portions).
  • the conductive material may be deposited at Sl 10 by thermal spraying, paste deposition, or other thick film techniques. Thick film techniques may produce a layer of material that is less geometrically precise than a layer deposited using thin film techniques. However, thick film techniques may allow for inexpensive deposition of the conductive material while also satisfying relatively loose geometric tolerances that may be required of the conductive layer.
  • Thermal spraying the conductive material may include heating a powder of conductive material (e.g., copper) to a molten state and spraying the molten powder onto the optical element. The molten powder then cools on the optical element to produce a solid layer of conductive material.
  • Paste-based thick film techniques may involve mixing metal powder and a carrier to create a paste and applying the paste to an optical element using pad printing, needles, screen printing, a roller and/or a squeegee tool. The optical element and paste are thereafter heated and cooled to form the solid layer of conductive material.
  • a stencil may be applied to the optical element before applying the paste or spraying the molten powder onto the optical element. The conductive material is therefore deposited in a pattern defined by the stencil.
  • FIG. 2A is a perspective view of apparatus 200 according to some embodiments
  • FIG. 2B is a cross-sectional view of apparatus 200 as shown in FIG. 2A
  • Apparatus 200 includes optical element 220 and conductive material 210 deposited thereon according to some embodiments of Sl 10.
  • FIGS. 2 A and 2B show only a portion of apparatus 200 in order to illustrate that apparatus 200 may exhibit any suitable shape or size.
  • a thickness of material 210 on optical element 220 need not be as uniform as shown in FIG. 2B.
  • a height of conductive material 210 on various portions of optical element 220 may depend on the technique used to deposit material 210 at SI lO.
  • dielectric material is deposited on the conductive material at S 120.
  • the dielectric material may comprise cured thick-film photoresist or any other suitable dielectric material.
  • FIGS. 3A and 3B illustrate dielectric material 230 deposited on conductive material 210 according to some embodiments of S 120.
  • an aperture is created in the dielectric material using photolithography. Any photolithographic systems and techniques may be used to create the aperture.
  • photoresist is deposited on the dielectric material, masked and patterned to define locations corresponding to the apertures. Photoresist disposed at those locations is removed and the exposed dielectric material is etched away to expose portions of the conductive material.
  • FIGS. 4A and 4B illustrate apparatus 200 after some embodiments of S130.
  • Apertures 235 each expose a respective portion of conductive material 210.
  • Dielectric material 230 may protect non-exposed portions of conductive material 210 while allowing soldering of electrical elements to the exposed portions of conductive material 210.
  • Embodiments are not limited to the creation of four apertures as depicted in FIG. 4A.
  • An electrical contact of a solar cell is coupled to an exposed portion of the conductive material at S 140.
  • the coupling forms an electrical and a mechanical interconnection between the conductive material and the solar cell.
  • Various flip-chip bonding techniques may be employed in some embodiments to couple the electrical contact of the solar cell to the exposed portion of the conductive material.
  • FIG. 5 is a close-up view of apparatus 200 after S 140 according to some embodiments.
  • Solder bumps 505 of solar cell 500 are coupled to conductive material 210 exposed by apertures 325.
  • Solder bumps 505 are also respectively coupled to unshown terminals of solar cell 500.
  • Solar cell 500 may comprise a solar cell (e.g., a III-V cell, II- VI cell, etc.) for receiving photons from optical element 220 and generating electrical charge carriers in response thereto.
  • some embodiments include an opening through dielectric material 230 and conductive material 210 through which solar cell 500 may receive light from optical element 220.
  • apertures 235 By accurately fabricating apertures 235, some embodiments provide accurate placement of an optically-active area of solar cell 500 with respect to the opening. This accurate placement may allow for a smaller solar cell (i.e., less silicon) than would be required by designs providing less accurate placement.
  • FIG. 6 is a flow diagram of process 600 according to some embodiments. Process 600 may be performed by any combination of machine, hardware, software and manual means.
  • Process 600 begins at S605, at which an optical element is obtained.
  • the optical element may be composed of any suitable material or combination of materials.
  • the optical element may be created using any combination of devices and systems that is or becomes known.
  • FIG. 7A is a perspective view of optical element 700 created at S605 according to some embodiments
  • FIG. 7B is a cross-sectional view of element 700.
  • Optical element 700 may be molded from low-iron glass at S605 using known methods. Alternatively, separate pieces may be glued or otherwise coupled together to form element 700.
  • Optical element 700 may comprise an element of a solar concentrator according to some embodiments.
  • Element 700 includes convex surface 710, pedestal 720, and concave surface 730. The purposes of each portion of element 700 during operation according to some embodiments will become evident from the description below.
  • a reflective material is deposited on the optical element at S610.
  • the reflective material may be intended to create one or more mirrored surfaces. Any suitable reflective material may be used, taking into account factors such as but not limited to the wavelengths of light to be reflected, bonding of the reflective material to the optical element, and cost.
  • the reflective material may be deposited by sputtering, evaporation, liquid deposition, etc.
  • FIGS. 8A and 8B show perspective and cross-sectional views, respectively, of optical element 700 after some embodiments of S610.
  • Reflective material 740 is deposited on convex surface 710 and concave surface 730.
  • Reflective material 740 may comprise sputtered silver or aluminum.
  • the vertical and horizontal surfaces of pedestal 720 may be masked at S610 such that reflective material 740 is not deposited thereon, or otherwise treated to remove any reflective material 740 that is deposited thereon.
  • an electrical insulator is deposited on the reflective material.
  • the insulator may comprise any suitable insulator or insulators. Non-exhaustive examples include polymers, dielectrics, polyester, epoxy and polyurethane.
  • the insulator may be deposited using any process that is or becomes known. In some embodiments, the insulator is powder-coated onto the optical element.
  • FIGS. 9A and 9B Some embodiments of S615 are depicted in FIGS. 9A and 9B. Insulator 750 is deposited on convex surface 710 or, more particularly, on reflective material 740. Again, S615 is executed such that insulator 750 is not deposited on the vertical and horizontal surfaces of pedestal 720. According to the illustrated embodiment, insulator
  • a pattern of conductive material is deposited on the insulator using a thick film process at S620.
  • the conductive material may be composed of any combination of one or more materials (e.g., nickel, copper), and may be deposited using the thermal spraying, paste-based, or other techniques described above.
  • a stencil may be employed at S620 as also described.
  • FIG. 1OA is a perspective view and FIG. 1OB is a cross-sectional view of optical element 700 after S620 according to some embodiments.
  • Conductive material 760 covers pedestal 720 and portions of insulator 750.
  • Conductive material 770 which may be different from or identical to material 760, also covers portions of insulator 750.
  • Conductive material 760 and conductive material 770 define a gap to facilitate electrical isolation from one another. Although conductive materials 760 and 770 appear to extend to a uniform height above element 700, this height need not be uniform.
  • Embodiments of S620 such as that depicted in FIGS.
  • 1OA and 1OB may include placing a stencil in the shape of the illustrated gap on electrical isolator 750 and depositing conductive material 760 and 770 where shown and on the stencil. The stencil is then removed to result in the apparatus of FIGS. 1OA and 1OB.
  • Conductive materials 760 and 770 may create a conductive path for electrical current generated by a photovoltaic (solar) cell coupled to element 700.
  • Conductive material 760 and conductive material 770 may also, as described in U.S. Patent Application Publication No. 2006/0231133, electrically link solar cells of adjacent solar concentrators in a solar concentrator array.
  • Aperture 765 may comprise an exit window for light entering element 700.
  • Aperture 765 may be formed by masking a corresponding area of pedestal 720 prior to depositing conductive material 760. Such masking may comprise depositing a liquid or solid mask on pedestal 720 prior to S620 and removing (i.e., peeling or dissolving) the mask thereafter.
  • Some embodiments employ photolithography to define aperture 765 after depositing conductive material on the entirety of pedestal 720 at S620.
  • dielectric material is deposited on the conductive material. Any suitable material of any suitable thickness may be deposited at S640 in any suitable manner.
  • FIGS. 1 IA and 1 IB illustrate deposited dielectric material 780 according to some embodiments of S625. Portions of dielectric material 780 are shown sunken into aperture 765, but an upper surface of dielectric material 780 may be substantially flat in some embodiments.
  • FIG. 12A Thin-film photoresist is deposited on the dielectric material at S630.
  • the close- up perspective view of FIG. 12A illustrates photoresist 790 upon dielectric material 780.
  • FIG. 1 IB is a cross-sectional view illustrating the several layers upon optical element 700 after S630.
  • the deposited photoresist is masked at S635 in accordance with a desired location of an aperture. Masking at S635 may proceed using known techniques and may depend on a desired accuracy, wavelength of exposing light, type of photoresist, etc.
  • the masked photoresist is then exposed to light at S640 and, depending on whether the photoresist is "negative” or "positive", exposed or unexposed portions of the photoresist are removed at S645.
  • FIG. 13A shows photoresist 790 with several portions removed therefrom. Removal of the portions exposes portions 785 of dielectric material 180. Next, at S650, exposed portions 785 of the dielectric material are etched or otherwise removed to expose portions of the conductive material.
  • FIGS. 14A and 14B show apertures 787 defined by dielectric material 780 after S650. Portions of conductive material 760 are exposed through apertures 787.
  • An electrical contact of a solar cell is coupled to an exposed portion of the conductive material at S6505.
  • the electrical contact may be coupled such that an optically-active area of the solar cell is aligned with aperture 765.
  • the electrical contact may comprise a solder bump, and any number of intermediate conductive elements such as various layers of bonding pads may be used to couple the electrical contact to the exposed portion.
  • FIG. 15 shows solder bumps 805 of solar cell 800 coupled to conductive material 760 exposed by apertures 787.
  • Solar cell 800 includes window 810 for receiving light into an optically-active area of cell 800. Increasing the accuracy of alignment between
  • window 810 and aperture 765 may allow for a reduction in the size of the optically- active area.
  • Some embodiments provide improved accuracy by defining the exposed portions of the conductive material using thin film techniques and by coupling the solar cell to the exposed portions using flip-chip bonding.
  • Some embodiments additionally provide reduced fabrication cost by fabricating the conductive material layer using thick film techniques.
  • Apparatus 700 of FIG. 15 may generally operate in accordance with the description of aforementioned U.S. Patent Application Publication No. 2006/0231133.
  • solar rays enter surface 798 and are reflected by reflective material 740 disposed on convex surface 710.
  • the rays are reflected toward reflective material 740 on concave surface 730, and are thereafter reflected toward aperture 765.
  • the reflected rays pass through aperture 765 and are received by window 810 of solar cell 800.
  • Window 810 of solar cell 800 Those skilled in the art of optics will recognize that combinations of one or more other surface shapes may be utilized to concentrate solar rays onto a solar cell.
  • Solar cell 800 receives a substantial portion of the photon energy received at surface 798 and generates electrical current in response to the received photon energy.
  • the electrical current may be passed to external circuitry (and/or to similar serially- connected apparatuses) through conductive material 760 and conductive material 770.
  • solar cell 800 may also comprise an electrical contact electrically coupled to conductive material 770. Such a contact would exhibit a polarity opposite to the polarity of the contacts to which solder bumps 805 are coupled.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

A system may provide an optical element including conductive material deposited on the optical element using a thick film process, dielectric material disposed on the conductive material and defining an aperture created using photolithography, the aperture exposing a portion of the conductive material, and a solar cell comprising an electrical contact coupled to the exposed portion of the conductive material. Some aspects provide deposition of conductive material on an optical element using a thick film process, deposition of dielectric material on the conductive material, creation of an aperture in the dielectric material using photolithography to expose a portion of the conductive material, and coupling of an electrical contact of a solar cell to the exposed portion of the conductive material.

Description

CONDUCTOR FABRICATION FOR OPTICAL ELEMENT
BACKGROUND
Field
Some embodiments generally relate to electrical systems incorporating one or more optical elements. More specifically, embodiments may relate to an optical element efficiently adapted for interconnection to electrical devices.
Brief Description
In some conventional devices, an optical element (e.g., a lens) may include metal traces for interconnection to an electrical circuit. The metal traces may be fabricated on and/or within the optical element by any of several known techniques. Using thin film lithographic techniques, metal is evaporated or sputtered onto an optical element within a vacuum, photoresist is deposited on the metal and patterned via masking and UV exposure, and areas of the metal are etched in accordance with the photoresist pattern. Thin film lithography may provide geometrically accurate traces but entails significant expense.
Thick film techniques may alternatively be used for fabricating metal traces onto an optical element. In accordance with one thick film technique, a stencil is placed on an optical element and a metal paste is applied to the stencil and the optical element. The stencil is removed and the paste is heated to form a solid metal material. Fabrication using thick film techniques is typically less expensive than corresponding thin film-based fabrication, but cannot provide tolerances required by certain applications.
What is needed is a system to efficiently fabricate metal traces on an optical element. Such a system may provide the accuracy of thin film lithography where needed and cost advantages of thick film fabrication where such accuracy is not required. SUMMARY
To address at least the foregoing, some aspects provide a method, means and/or process steps to deposit conductive material on an optical element using a thick film process, deposit dielectric material on the conductive material, create an aperture in the dielectric material using photolithography to expose a portion of the conductive material, and couple an electrical contact of a solar cell to the exposed portion of the conductive material.
In some aspects, the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window. Deposition of the conductive material on the optical element in some aspects includes placing a stencil on the optical element and spraying molten conductive material on the stencil and the optical element. According to certain aspects, the dielectric material comprises thick photoresist and creation of the aperture includes masking the thick photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thick photoresist corresponding to the location of the aperture. In other aspects, creation of the aperture includes deposition of thin photoresist on the dielectric material, masking of the thin photoresist in accordance with a location of the aperture, exposure of the masked photoresist, removal of portions of the thin photoresist corresponding to the location of the aperture, and etching away of portions of the dielectric material corresponding to the location of the aperture.
Still other aspects include creation of the aperture by depositing thin photoresist on the conductive material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thin photoresist corresponding to the location of the aperture. Deposition of the dielectric material may therefore comprise depositing the dielectric material on the thin photoresist. Some aspects provide an optical element including conductive material deposited on the optical element using a thick film process, dielectric material disposed on the conductive material and defining an aperture created using photolithography, the aperture exposing a portion of the conductive material, and a solar cell comprising an electrical contact coupled to the exposed portion of the conductive material. The dielectric material may include thick photoresist, and the aperture may have been created by masking the thick photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thick photoresist corresponding to the location of the aperture.
Alternatively, the aperture may have been created by depositing thin photoresist on the dielectric material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, removing portions of the thin photoresist corresponding to the location of the aperture, and etching away portions of the dielectric material corresponding to the location of the aperture.
In yet other aspects, the aperture may have been created by depositing thin photoresist on the conductive material, masking the thin photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thin photoresist corresponding to the location of the aperture. Deposition of the dielectric material may therefore include depositing the dielectric material on the thin photoresist.
According to some aspects, the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
Some aspects may also provide a reflective material deposited on the optical element and an electrical isolator deposited on the reflective material, wherein the conductive material is deposited on the electrical isolator.
The claims are not limited to the disclosed embodiments, however, as those in the art can readily adapt the description herein to create other embodiments and applications. BRIEF DESCRIPTION OF THE DRAWINGS
The construction and usage of embodiments will become readily apparent from consideration of the following specification as illustrated in the accompanying drawings, in which like reference numerals designate like parts. FIG. 1 is a flow diagram of a method according to some embodiments.
FIG. 2A is a perspective view of a portion of an optical element with conductive material disposed thereon according to some embodiments.
FIG. 2B is a cross-sectional view of a portion of an optical element with conductive material disposed thereon according to some embodiments. FIG. 3 A is a perspective view of a portion of an optical element with conductive material and dielectric material disposed thereon according to some embodiments.
FIG. 3 B is a cross-sectional view of a portion of an optical element with conductive material and dielectric material disposed thereon according to some embodiments. FIG. 4A is a perspective view of a portion of an optical element with conductive material and dielectric material defining apertures disposed thereon according to some embodiments.
FIG. 4B is a cross-sectional view of a portion of an optical element with conductive material and dielectric material defining apertures disposed thereon according to some embodiments.
FIG. 5 is a perspective view of a portion of an optical element with conductive material and dielectric material disposed thereon, and a solar cell with electrical contacts coupled to portions of the conductive material exposed by apertures defined by the dielectric material according to some embodiments. FIG. 6 is a flow diagram of a method according to some embodiments.
FIG. 7A is a perspective view of a transparent optical element according to some embodiments.
FIG. 7B is a cross-sectional view of a transparent optical element according to some embodiments. FIG. 8A is a perspective view of a transparent optical element with reflective material disposed thereon according to some embodiments.
FIG. 8B is a cross-sectional view of a transparent optical element with reflective material disposed thereon according to some embodiments. FIG. 9A is a perspective view of an optical element with an electrical isolator disposed thereon according to some embodiments.
FIG. 9B is a cross-sectional view of an optical element with an electrical isolator disposed thereon according to some embodiments.
FIG. 1OA is a perspective view of an optical element with conductive material disposed thereon according to some embodiments.
FIG. 1OB is a cross-sectional view of an optical element with conductive material disposed thereon according to some embodiments.
FIG. 1 IA is a close-up perspective view of dielectric material applied to a pedestal of an optical element according to some embodiments. FIG. 1 IB is a cross-sectional view of dielectric material applied to a pedestal of an optical element according to some embodiments.
FIG. 12A is a close-up perspective view of photoresist applied to dielectric material according to some embodiments.
FIG. 12B is a cross-sectional view of photoresist applied to dielectric material according to some embodiments.
FIG. 13A is a close-up perspective view of exposed and developed photoresist disposed on dielectric material according to some embodiments.
FIG. 13B is a cross-sectional view of exposed and developed photoresist disposed on dielectric material according to some embodiments. FIG. 14A is a close-up perspective view of dielectric material defining apertures exposing conductive material on an optical element according to some embodiments.
FIG. 14B is a cross-sectional view of dielectric material defining apertures exposing conductive material on an optical element according to some embodiments. FIG. 15 is a close-up perspective view of an optical element including a solar cell according to some embodiments.
DETAILED DESCRIPTION
The following description is provided to enable any person in the art to make and use the described embodiments and sets forth the best mode contemplated for carrying out some embodiments. Various modifications, however, will remain readily apparent to those in the art.
FIG. 1 is a flow diagram of process 100 according to some embodiments. Process 100 may be performed by any combination of machine, hardware, software and manual means.
Initially, at Sl 10, conductive material is deposited on an optical element using a thick film process. The conductive material may comprise any combination of one or more currently- or hereafter-known conductors, including but not limited to copper, gold and nickel. According to some embodiments, the optical element may be configured to manipulate and/or pass desired wavelengths of light. The optical element may comprise any number of disparate materials and/or elements (e.g., lenses, reflective surfaces and optically -transparent portions).
The conductive material may be deposited at Sl 10 by thermal spraying, paste deposition, or other thick film techniques. Thick film techniques may produce a layer of material that is less geometrically precise than a layer deposited using thin film techniques. However, thick film techniques may allow for inexpensive deposition of the conductive material while also satisfying relatively loose geometric tolerances that may be required of the conductive layer.
Thermal spraying the conductive material may include heating a powder of conductive material (e.g., copper) to a molten state and spraying the molten powder onto the optical element. The molten powder then cools on the optical element to produce a solid layer of conductive material. Paste-based thick film techniques may involve mixing metal powder and a carrier to create a paste and applying the paste to an optical element using pad printing, needles, screen printing, a roller and/or a squeegee tool. The optical element and paste are thereafter heated and cooled to form the solid layer of conductive material. In some embodiments, a stencil may be applied to the optical element before applying the paste or spraying the molten powder onto the optical element. The conductive material is therefore deposited in a pattern defined by the stencil.
FIG. 2A is a perspective view of apparatus 200 according to some embodiments, and FIG. 2B is a cross-sectional view of apparatus 200 as shown in FIG. 2A. Apparatus 200 includes optical element 220 and conductive material 210 deposited thereon according to some embodiments of Sl 10. FIGS. 2 A and 2B show only a portion of apparatus 200 in order to illustrate that apparatus 200 may exhibit any suitable shape or size.
A thickness of material 210 on optical element 220 need not be as uniform as shown in FIG. 2B. In addition, a height of conductive material 210 on various portions of optical element 220 may depend on the technique used to deposit material 210 at SI lO.
Returning to process 100, dielectric material is deposited on the conductive material at S 120. The dielectric material may comprise cured thick-film photoresist or any other suitable dielectric material. FIGS. 3A and 3B illustrate dielectric material 230 deposited on conductive material 210 according to some embodiments of S 120. Next, at S 130, an aperture is created in the dielectric material using photolithography. Any photolithographic systems and techniques may be used to create the aperture. According to some embodiments, photoresist is deposited on the dielectric material, masked and patterned to define locations corresponding to the apertures. Photoresist disposed at those locations is removed and the exposed dielectric material is etched away to expose portions of the conductive material.
In a case that the dielectric material itself comprises photoresist, the dielectric material itself may be masked and patterned to define the aperture locations. The material at the locations is then removed to define the apertures. The dielectric material/photoresist may then require curing according to some embodiments. The use of photolithography at S 130 may provide desired accuracy in the location of the apertures. FIGS. 4A and 4B illustrate apparatus 200 after some embodiments of S130. Apertures 235 each expose a respective portion of conductive material 210. Dielectric material 230 may protect non-exposed portions of conductive material 210 while allowing soldering of electrical elements to the exposed portions of conductive material 210. Embodiments are not limited to the creation of four apertures as depicted in FIG. 4A.
An electrical contact of a solar cell is coupled to an exposed portion of the conductive material at S 140. The coupling forms an electrical and a mechanical interconnection between the conductive material and the solar cell. Various flip-chip bonding techniques may be employed in some embodiments to couple the electrical contact of the solar cell to the exposed portion of the conductive material.
FIG. 5 is a close-up view of apparatus 200 after S 140 according to some embodiments. Solder bumps 505 of solar cell 500 are coupled to conductive material 210 exposed by apertures 325. Solder bumps 505 are also respectively coupled to unshown terminals of solar cell 500.
Solar cell 500 may comprise a solar cell (e.g., a III-V cell, II- VI cell, etc.) for receiving photons from optical element 220 and generating electrical charge carriers in response thereto. In this regard, some embodiments include an opening through dielectric material 230 and conductive material 210 through which solar cell 500 may receive light from optical element 220. By accurately fabricating apertures 235, some embodiments provide accurate placement of an optically-active area of solar cell 500 with respect to the opening. This accurate placement may allow for a smaller solar cell (i.e., less silicon) than would be required by designs providing less accurate placement.
FIG. 6 is a flow diagram of process 600 according to some embodiments. Process 600 may be performed by any combination of machine, hardware, software and manual means.
Process 600 begins at S605, at which an optical element is obtained. The optical element may be composed of any suitable material or combination of materials. The optical element may be created using any combination of devices and systems that is or becomes known. FIG. 7A is a perspective view of optical element 700 created at S605 according to some embodiments, and FIG. 7B is a cross-sectional view of element 700. Optical element 700 may be molded from low-iron glass at S605 using known methods. Alternatively, separate pieces may be glued or otherwise coupled together to form element 700. Optical element 700 may comprise an element of a solar concentrator according to some embodiments.
Element 700 includes convex surface 710, pedestal 720, and concave surface 730. The purposes of each portion of element 700 during operation according to some embodiments will become evident from the description below. A reflective material is deposited on the optical element at S610. The reflective material may be intended to create one or more mirrored surfaces. Any suitable reflective material may be used, taking into account factors such as but not limited to the wavelengths of light to be reflected, bonding of the reflective material to the optical element, and cost. The reflective material may be deposited by sputtering, evaporation, liquid deposition, etc.
FIGS. 8A and 8B show perspective and cross-sectional views, respectively, of optical element 700 after some embodiments of S610. Reflective material 740 is deposited on convex surface 710 and concave surface 730. Reflective material 740 may comprise sputtered silver or aluminum. The vertical and horizontal surfaces of pedestal 720 may be masked at S610 such that reflective material 740 is not deposited thereon, or otherwise treated to remove any reflective material 740 that is deposited thereon.
Next, at S615, an electrical insulator is deposited on the reflective material. The insulator may comprise any suitable insulator or insulators. Non-exhaustive examples include polymers, dielectrics, polyester, epoxy and polyurethane. The insulator may be deposited using any process that is or becomes known. In some embodiments, the insulator is powder-coated onto the optical element.
Some embodiments of S615 are depicted in FIGS. 9A and 9B. Insulator 750 is deposited on convex surface 710 or, more particularly, on reflective material 740. Again, S615 is executed such that insulator 750 is not deposited on the vertical and horizontal surfaces of pedestal 720. According to the illustrated embodiment, insulator
10 750 is not deposited on concave surface 730 (i.e., on reflective material 740 deposited on concave surface 730).
Returning to process 600, a pattern of conductive material is deposited on the insulator using a thick film process at S620. The conductive material may be composed of any combination of one or more materials (e.g., nickel, copper), and may be deposited using the thermal spraying, paste-based, or other techniques described above. A stencil may be employed at S620 as also described.
FIG. 1OA is a perspective view and FIG. 1OB is a cross-sectional view of optical element 700 after S620 according to some embodiments. Conductive material 760 covers pedestal 720 and portions of insulator 750. Conductive material 770, which may be different from or identical to material 760, also covers portions of insulator 750. Conductive material 760 and conductive material 770 define a gap to facilitate electrical isolation from one another. Although conductive materials 760 and 770 appear to extend to a uniform height above element 700, this height need not be uniform. Embodiments of S620 such as that depicted in FIGS. 1OA and 1OB may include placing a stencil in the shape of the illustrated gap on electrical isolator 750 and depositing conductive material 760 and 770 where shown and on the stencil. The stencil is then removed to result in the apparatus of FIGS. 1OA and 1OB.
Conductive materials 760 and 770 may create a conductive path for electrical current generated by a photovoltaic (solar) cell coupled to element 700. Conductive material 760 and conductive material 770 may also, as described in U.S. Patent Application Publication No. 2006/0231133, electrically link solar cells of adjacent solar concentrators in a solar concentrator array.
Aperture 765 may comprise an exit window for light entering element 700. Aperture 765 may be formed by masking a corresponding area of pedestal 720 prior to depositing conductive material 760. Such masking may comprise depositing a liquid or solid mask on pedestal 720 prior to S620 and removing (i.e., peeling or dissolving) the mask thereafter. Some embodiments employ photolithography to define aperture 765 after depositing conductive material on the entirety of pedestal 720 at S620.
11 At S625, dielectric material is deposited on the conductive material. Any suitable material of any suitable thickness may be deposited at S640 in any suitable manner. FIGS. 1 IA and 1 IB illustrate deposited dielectric material 780 according to some embodiments of S625. Portions of dielectric material 780 are shown sunken into aperture 765, but an upper surface of dielectric material 780 may be substantially flat in some embodiments.
Thin-film photoresist is deposited on the dielectric material at S630. The close- up perspective view of FIG. 12A illustrates photoresist 790 upon dielectric material 780. FIG. 1 IB is a cross-sectional view illustrating the several layers upon optical element 700 after S630.
The deposited photoresist is masked at S635 in accordance with a desired location of an aperture. Masking at S635 may proceed using known techniques and may depend on a desired accuracy, wavelength of exposing light, type of photoresist, etc. The masked photoresist is then exposed to light at S640 and, depending on whether the photoresist is "negative" or "positive", exposed or unexposed portions of the photoresist are removed at S645.
FIG. 13A shows photoresist 790 with several portions removed therefrom. Removal of the portions exposes portions 785 of dielectric material 180. Next, at S650, exposed portions 785 of the dielectric material are etched or otherwise removed to expose portions of the conductive material. FIGS. 14A and 14B show apertures 787 defined by dielectric material 780 after S650. Portions of conductive material 760 are exposed through apertures 787.
An electrical contact of a solar cell is coupled to an exposed portion of the conductive material at S6505. The electrical contact may be coupled such that an optically-active area of the solar cell is aligned with aperture 765. The electrical contact may comprise a solder bump, and any number of intermediate conductive elements such as various layers of bonding pads may be used to couple the electrical contact to the exposed portion.
FIG. 15 shows solder bumps 805 of solar cell 800 coupled to conductive material 760 exposed by apertures 787. Solar cell 800 includes window 810 for receiving light into an optically-active area of cell 800. Increasing the accuracy of alignment between
12 window 810 and aperture 765 may allow for a reduction in the size of the optically- active area. Some embodiments provide improved accuracy by defining the exposed portions of the conductive material using thin film techniques and by coupling the solar cell to the exposed portions using flip-chip bonding. Some embodiments additionally provide reduced fabrication cost by fabricating the conductive material layer using thick film techniques.
Apparatus 700 of FIG. 15 may generally operate in accordance with the description of aforementioned U.S. Patent Application Publication No. 2006/0231133. With reference to FIG. 15, solar rays enter surface 798 and are reflected by reflective material 740 disposed on convex surface 710. The rays are reflected toward reflective material 740 on concave surface 730, and are thereafter reflected toward aperture 765. The reflected rays pass through aperture 765 and are received by window 810 of solar cell 800. Those skilled in the art of optics will recognize that combinations of one or more other surface shapes may be utilized to concentrate solar rays onto a solar cell. Solar cell 800 receives a substantial portion of the photon energy received at surface 798 and generates electrical current in response to the received photon energy. The electrical current may be passed to external circuitry (and/or to similar serially- connected apparatuses) through conductive material 760 and conductive material 770. In this regard, solar cell 800 may also comprise an electrical contact electrically coupled to conductive material 770. Such a contact would exhibit a polarity opposite to the polarity of the contacts to which solder bumps 805 are coupled.
The several embodiments described herein are solely for the purpose of illustration. Embodiments may include any currently or hereafter-known versions of the elements described herein. Therefore, persons in the art will recognize from this description that other embodiments may be practiced with various modifications and alterations.
13

Claims

WHAT IS CLAIMED IS:
1. A method comprising: depositing conductive material on an optical element using a thick film process; depositing dielectric material on the conductive material; creating an aperture in the dielectric material using photolithography to expose a portion of the conductive material; and coupling an electrical contact of a solar cell to the exposed portion of the conductive material.
2. A method according to Claim 1, wherein the dielectric material comprises thick photoresist, and wherein creating the aperture comprises: masking the thick photoresist in accordance with a location of the aperture; exposing the masked photoresist; and removing portions of the thick photoresist corresponding to the location of the aperture.
3. A method according to Claim 1, wherein creating the aperture comprises: depositing thin photoresist on the dielectric material; masking the thin photoresist in accordance with a location of the aperture; exposing the masked photoresist; removing portions of the thin photoresist corresponding to the location of the aperture; and etching away portions of the dielectric material corresponding to the location of the aperture.
4. A method according to Claim 1, wherein creating the aperture comprises: depositing thin photoresist on the conductive material;
14 masking the thin photoresist in accordance with a location of the aperture; exposing the masked photoresist; and removing portions of the thin photoresist corresponding to the location of the aperture, wherein depositing the dielectric material comprises depositing the dielectric material on the thin photoresist.
5. A method according to Claim 1, wherein the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and wherein the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
6. An apparatus comprising: an optical element comprising conductive material deposited on the optical element using a thick film process; dielectric material disposed on the conductive material and defining an aperture created using photolithography, the aperture exposing a portion of the conductive material; and a solar cell comprising an electrical contact coupled to the exposed portion of the conductive material.
7. An apparatus according to Claim 6, wherein the dielectric material comprises thick photoresist, and wherein creating the aperture was created by masking the thick photoresist in accordance with a location of the aperture, exposing the masked photoresist, and removing portions of the thick photoresist corresponding to the location of the aperture.
15
8. An apparatus according to Claim 6, wherein the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and wherein the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
9. An apparatus according to Claim 6, further comprising: a reflective material deposited on the optical element; and an electrical isolator deposited on the reflective material, wherein the conductive material is deposited on the electrical isolator.
10. An apparatus according to Claim 6, wherein the conductive material deposited on the optical element defines a window from which light may pass out of the optical element, and wherein the electrical contact of the solar cell is coupled to the exposed portion of the conductive material such that an optically-active area of the solar cell is aligned with the window.
16
PCT/US2008/052615 2007-02-02 2008-01-31 Conductor fabrication for optical element WO2008097805A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US89915007P 2007-02-02 2007-02-02
US60/899,150 2007-02-02
US11/782,359 US20090025789A1 (en) 2007-02-02 2007-07-24 Alignment of optical element and solar cell
US11/782,359 2007-07-24

Publications (2)

Publication Number Publication Date
WO2008097805A2 true WO2008097805A2 (en) 2008-08-14
WO2008097805A3 WO2008097805A3 (en) 2008-11-06

Family

ID=39682072

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2008/052615 WO2008097805A2 (en) 2007-02-02 2008-01-31 Conductor fabrication for optical element
PCT/US2008/052611 WO2008097804A1 (en) 2007-02-02 2008-01-31 Alignment of optical element and solar cell

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/US2008/052611 WO2008097804A1 (en) 2007-02-02 2008-01-31 Alignment of optical element and solar cell

Country Status (1)

Country Link
WO (2) WO2008097805A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101085475B1 (en) * 2009-12-21 2011-11-21 삼성전기주식회사 Solar Cell Module and Method for Manufacturing Thereof
EP2369640A1 (en) * 2010-03-24 2011-09-28 Scheuten S.à.r.l. Method for manufacturing a solar module
DE102012217105A1 (en) * 2012-09-24 2014-04-17 Robert Bosch Gmbh Electric circuit and method for producing an electrical circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060152795A1 (en) * 2005-01-07 2006-07-13 Miradia Inc. Electrical contact method and structure for deflection devices formed in an array configuration
US20060231133A1 (en) * 2005-04-19 2006-10-19 Palo Alto Research Center Incorporated Concentrating solar collector with solid optical element

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5378924A (en) * 1992-09-10 1995-01-03 Vlsi Technology, Inc. Apparatus for thermally coupling a heat sink to a lead frame
US5482568A (en) * 1994-06-28 1996-01-09 Hockaday; Robert G. Micro mirror photovoltaic cells
US6410941B1 (en) * 2000-06-30 2002-06-25 Motorola, Inc. Reconfigurable systems using hybrid integrated circuits with optical ports
US6395972B1 (en) * 2000-11-09 2002-05-28 Trw Inc. Method of solar cell external interconnection and solar cell panel made thereby
US20050051859A1 (en) * 2001-10-25 2005-03-10 Amkor Technology, Inc. Look down image sensor package
JP3870915B2 (en) * 2003-03-05 2007-01-24 セイコーエプソン株式会社 Optical communication module, optical communication device, and manufacturing method thereof
TWI281840B (en) * 2005-05-09 2007-05-21 Phoenix Prec Technology Corp Electrically connecting structure of circuit board and method for fabricating same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060152795A1 (en) * 2005-01-07 2006-07-13 Miradia Inc. Electrical contact method and structure for deflection devices formed in an array configuration
US20060231133A1 (en) * 2005-04-19 2006-10-19 Palo Alto Research Center Incorporated Concentrating solar collector with solid optical element

Also Published As

Publication number Publication date
WO2008097805A3 (en) 2008-11-06
WO2008097804A1 (en) 2008-08-14

Similar Documents

Publication Publication Date Title
US20080185039A1 (en) Conductor fabrication for optical element
US6236445B1 (en) Method for making topographic projections
US7888760B2 (en) Solid state imaging device and method for manufacturing same, and solid state imaging module
US20050104179A1 (en) Methods and apparatus for packaging integrated circuit devices
WO1999040624A1 (en) Integrated circuit device
WO1994008442A1 (en) Fabrication of dense parallel solder bump connections
TW513793B (en) Chip-type semiconductor device
TW200920117A (en) Method and apparatus for lens alignment for optically sensitive devices and systems implementing same
CN115036390B (en) Preparation method of high-width-ratio increased welding spot column, electronic device and infrared detector
WO2008097805A2 (en) Conductor fabrication for optical element
US20070085180A1 (en) Image sensor mounted by mass reflow
KR20170141136A (en) Manufacturing method of semiconductor package
JP3849907B2 (en) Solar cell and method for manufacturing the same
US7862987B2 (en) Method for forming an electrical structure comprising multiple photosensitive materials
CN210245482U (en) Large-board fan-out type double-sided antenna packaging structure
KR20030069321A (en) Fabrication and assembly method of image sensor using by flip chip packaging process
CN109256442A (en) The preparation method and hull cell of hull cell
WO2008097688A1 (en) Thermal spray for solar concentrator fabrication
JP3003344B2 (en) Method of forming bump electrodes
WO2018097828A1 (en) Component terminations for semiconductor packages
JPH02267941A (en) Formation of protruding electrode
JPS61158163A (en) Formation of bump
Cheng et al. A Small “Dead-Area” Packaging Approach for Front Side Illuminated Photodiode
CN110416360A (en) The preparation method and hull cell of hull cell

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08728682

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08728682

Country of ref document: EP

Kind code of ref document: A2