WO2008090665A1 - プログラム並列化方法及び装置 - Google Patents

プログラム並列化方法及び装置 Download PDF

Info

Publication number
WO2008090665A1
WO2008090665A1 PCT/JP2007/072185 JP2007072185W WO2008090665A1 WO 2008090665 A1 WO2008090665 A1 WO 2008090665A1 JP 2007072185 W JP2007072185 W JP 2007072185W WO 2008090665 A1 WO2008090665 A1 WO 2008090665A1
Authority
WO
WIPO (PCT)
Prior art keywords
instruction
function
program
instructions
relations
Prior art date
Application number
PCT/JP2007/072185
Other languages
English (en)
French (fr)
Inventor
Masamichi Takagi
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to JP2008554973A priority Critical patent/JP4957729B2/ja
Priority to US12/449,160 priority patent/US20100070958A1/en
Publication of WO2008090665A1 publication Critical patent/WO2008090665A1/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions
    • G06F8/456—Parallelism detection

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

　並列実行時間のより短い並列化プログラムを効率的に生成できるプログラム並列化方法および装置を提供する。 　命令間の依存関係を参照して命令をスケジューリングする。ある関数ｆｐ／ｆ０内の命令とその子孫の関数ｆｑの命令との間の依存関係について解析し、その解析結果を用いて並列化を行う。先ずより深い方の関数ｆｑの命令を相対的にスケジューリングし、各命令が他の関数ｆｐの命令との間で依存関係を有するか否かを解析する。命令間の依存関係が存在すれば、その依存関係を維持し、且つ最も実行時間が短くなるように関数ｆｐの命令のスケジューリングを実行する。
PCT/JP2007/072185 2007-01-25 2007-11-15 プログラム並列化方法及び装置 WO2008090665A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008554973A JP4957729B2 (ja) 2007-01-25 2007-11-15 プログラム並列化方法、プログラム並列化装置及びプログラム
US12/449,160 US20100070958A1 (en) 2007-01-25 2007-11-15 Program parallelizing method and program parallelizing apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007014525 2007-01-25
JP2007-014525 2007-01-25

Publications (1)

Publication Number Publication Date
WO2008090665A1 true WO2008090665A1 (ja) 2008-07-31

Family

ID=39644243

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/072185 WO2008090665A1 (ja) 2007-01-25 2007-11-15 プログラム並列化方法及び装置

Country Status (3)

Country Link
US (1) US20100070958A1 (ja)
JP (1) JP4957729B2 (ja)
WO (1) WO2008090665A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010049688A (ja) * 2008-08-22 2010-03-04 Internatl Business Mach Corp <Ibm> 分散環境における階層化容量に基づいたプロビジョニング
JP2012174069A (ja) * 2011-02-22 2012-09-10 Fujitsu Ltd プログラムに含まれるコードをメモリ領域に割り当てる割当方法及びその方法を実行するメモリシステム
JP2015207318A (ja) * 2008-12-01 2015-11-19 ケーピーアイティ テクノロジーズ リミテッド 逐次コンピュータプログラムコードを並列処理する方法及びシステム

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110067015A1 (en) * 2008-02-15 2011-03-17 Masamichi Takagi Program parallelization apparatus, program parallelization method, and program parallelization program
JP4629768B2 (ja) * 2008-12-03 2011-02-09 インターナショナル・ビジネス・マシーンズ・コーポレーション 並列化処理方法、システム、及びプログラム
JP4931978B2 (ja) * 2009-10-06 2012-05-16 インターナショナル・ビジネス・マシーンズ・コーポレーション 並列化処理方法、システム、及びプログラム
US9405547B2 (en) 2011-04-07 2016-08-02 Intel Corporation Register allocation for rotation based alias protection register
EP2761433B1 (en) 2011-09-27 2017-11-15 Intel Corporation Expediting execution time memory aliasing checking
US9792252B2 (en) 2013-05-31 2017-10-17 Microsoft Technology Licensing, Llc Incorporating a spatial array into one or more programmable processor cores
KR101666395B1 (ko) * 2013-10-14 2016-10-14 한국전자통신연구원 멀티코어 환경에서 우선순위 기반의 실시간 운영체제의 태스크 스케줄링 방법
US9557977B2 (en) * 2014-05-01 2017-01-31 International Business Machines Corporation Extending superword level parallelism
KR101629184B1 (ko) * 2014-12-10 2016-06-13 현대오트론 주식회사 Autosar 플랫폼에서의 eeprom 처리속도 향상을 위한 주기함수 호출 방법
JP6427053B2 (ja) * 2015-03-31 2018-11-21 株式会社デンソー 並列化コンパイル方法、及び並列化コンパイラ
JP6427054B2 (ja) * 2015-03-31 2018-11-21 株式会社デンソー 並列化コンパイル方法、及び並列化コンパイラ
US10191747B2 (en) 2015-06-26 2019-01-29 Microsoft Technology Licensing, Llc Locking operand values for groups of instructions executed atomically
US10346168B2 (en) 2015-06-26 2019-07-09 Microsoft Technology Licensing, Llc Decoupled processor instruction window and operand buffer
US9720693B2 (en) 2015-06-26 2017-08-01 Microsoft Technology Licensing, Llc Bulk allocation of instruction blocks to a processor instruction window
US9952867B2 (en) 2015-06-26 2018-04-24 Microsoft Technology Licensing, Llc Mapping instruction blocks based on block size
US10409606B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Verifying branch targets
US10175988B2 (en) 2015-06-26 2019-01-08 Microsoft Technology Licensing, Llc Explicit instruction scheduler state information for a processor
US10169044B2 (en) 2015-06-26 2019-01-01 Microsoft Technology Licensing, Llc Processing an encoding format field to interpret header information regarding a group of instructions
US10409599B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Decoding information about a group of instructions including a size of the group of instructions
US9946548B2 (en) 2015-06-26 2018-04-17 Microsoft Technology Licensing, Llc Age-based management of instruction blocks in a processor instruction window
EP3547127A1 (en) * 2018-03-27 2019-10-02 Siemens Aktiengesellschaft Method for configuration of an automation system
CN115269016A (zh) * 2022-09-27 2022-11-01 之江实验室 一种用于图计算的指令执行方法及装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006293768A (ja) * 2005-04-12 2006-10-26 Univ Waseda マルチプロセッサシステム及びマルチグレイン並列化コンパイラ

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2749039B2 (ja) * 1987-11-06 1998-05-13 株式会社日立製作所 オブジェクト生成方法
US5581778A (en) * 1992-08-05 1996-12-03 David Sarnoff Researach Center Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to increase its value in response to the system clock
US5958042A (en) * 1996-06-11 1999-09-28 Sun Microsystems, Inc. Grouping logic circuit in a pipelined superscalar processor
JP2882475B2 (ja) * 1996-07-12 1999-04-12 日本電気株式会社 スレッド実行方法
JP2970553B2 (ja) * 1996-08-30 1999-11-02 日本電気株式会社 マルチスレッド実行方法
CA2261455A1 (en) * 1999-02-10 2000-08-10 John E. Nielsen Engine ignition timing tool
JP3641997B2 (ja) * 2000-03-30 2005-04-27 日本電気株式会社 プログラム変換装置及び方法並びに記録媒体
JP2001331324A (ja) * 2000-05-19 2001-11-30 Sony Corp 情報処理方法および装置、ならびに、記録媒体
AU2001296016A1 (en) * 2000-10-26 2002-05-06 Citizen Watch Co. Ltd. Method and device for automatically preparing processing program
JP3702813B2 (ja) * 2001-07-12 2005-10-05 日本電気株式会社 マルチスレッド実行方法及び並列プロセッサシステム
JP3702814B2 (ja) * 2001-07-12 2005-10-05 日本電気株式会社 マルチスレッド実行方法及び並列プロセッサシステム
JP3564445B2 (ja) * 2001-09-20 2004-09-08 松下電器産業株式会社 プロセッサ、コンパイル装置及びコンパイル方法
JP2003131888A (ja) * 2001-10-29 2003-05-09 Hitachi Ltd 手続き間命令スケジューリング方法
US7024663B2 (en) * 2002-07-10 2006-04-04 Micron Technology, Inc. Method and system for generating object code to facilitate predictive memory retrieval
JP3901180B2 (ja) * 2004-06-30 2007-04-04 日本電気株式会社 プログラム並列化装置及びその方法並びにプログラム
US7409656B1 (en) * 2005-09-12 2008-08-05 Cadence Design Systems, Inc. Method and system for parallelizing computing operations
US7926046B2 (en) * 2005-12-13 2011-04-12 Soorgoli Ashok Halambi Compiler method for extracting and accelerator template program
JP4779657B2 (ja) * 2006-01-11 2011-09-28 ソニー株式会社 イベント方向検出装置およびその方法
JP4297144B2 (ja) * 2006-09-15 2009-07-15 トヨタ自動車株式会社 車両転舵制御装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006293768A (ja) * 2005-04-12 2006-10-26 Univ Waseda マルチプロセッサシステム及びマルチグレイン並列化コンパイラ

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010049688A (ja) * 2008-08-22 2010-03-04 Internatl Business Mach Corp <Ibm> 分散環境における階層化容量に基づいたプロビジョニング
JP2015207318A (ja) * 2008-12-01 2015-11-19 ケーピーアイティ テクノロジーズ リミテッド 逐次コンピュータプログラムコードを並列処理する方法及びシステム
JP2012174069A (ja) * 2011-02-22 2012-09-10 Fujitsu Ltd プログラムに含まれるコードをメモリ領域に割り当てる割当方法及びその方法を実行するメモリシステム

Also Published As

Publication number Publication date
JP4957729B2 (ja) 2012-06-20
JPWO2008090665A1 (ja) 2010-05-13
US20100070958A1 (en) 2010-03-18

Similar Documents

Publication Publication Date Title
WO2008090665A1 (ja) プログラム並列化方法及び装置
GB2490459A (en) Systems and methods for monitoring and enhancing software applications
WO2005122681A3 (en) Goal-oriented predictive scheduling in a grid environment
WO2011157372A3 (en) Status reporting of a structured collection procedure
WO2006030195A3 (en) Mehtod and system for debugging a multi- threaded program executing in a multicore architecture
WO2010107774A3 (en) Real-time multithreaded scheduler and scheduling method
WO2012087561A3 (en) Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads
WO2010068790A3 (en) Multi-threaded subgraph execution control in a graphical modeling environment
WO2009118731A3 (en) Design simulation using parallel processors
WO2009148738A3 (en) Scheduler instances in a process
WO2008064899A3 (en) Parallelization and instrumentation in a producer graph oriented programming framework
EP2590452A3 (en) System and method for power management of mobile devices
EP2615546A4 (en) METHOD AND SYSTEM AND PLANNER FOR PARALLEL SIMULATION PROCESSORS
WO2012099693A3 (en) Load balancing in heterogeneous computing environments
GB201312415D0 (en) Network processor and method for accelerating data packet parsing
WO2013166001A3 (en) Uniprocessor schedulability testing and scheduler for non-preemptive task sets
EP2555109A3 (en) Search utility program for software developers
WO2011149784A3 (en) Method and system for analyzing the performance of multi-threaded applications
WO2006032001A3 (en) Methods and system for executing a program in multiple execution environments
WO2012088171A3 (en) Method for checkpointing and restoring program state
BR112014010884A2 (pt) método, programa de computador e dispositivo de alocação de recursos de informática de um agrupamento para a execução de um trabalho submetido ao dito agrupamento
WO2012096849A3 (en) System and method for controlling excessive parallelism in multiprocessor systems
JP2010020639A5 (ja)
WO2013144734A3 (en) Instruction merging optimization
WO2012088508A3 (en) Extensible data parallel semantics

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07831915

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2008554973

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 12449160

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07831915

Country of ref document: EP

Kind code of ref document: A1