WO2008006305A1 - Digital processing chip and method for processing digital signal therefor - Google Patents
Digital processing chip and method for processing digital signal therefor Download PDFInfo
- Publication number
- WO2008006305A1 WO2008006305A1 PCT/CN2007/070022 CN2007070022W WO2008006305A1 WO 2008006305 A1 WO2008006305 A1 WO 2008006305A1 CN 2007070022 W CN2007070022 W CN 2007070022W WO 2008006305 A1 WO2008006305 A1 WO 2008006305A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- digital
- signal
- output
- processing chip
- module
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Definitions
- the present invention relates to the field of electronic technologies, and in particular, to a digital processing chip and a method thereof for processing a digital signal.
- Digital processing chips are often used in the field of electronic technology. Digital processing chips generally include digital processing modules for processing received digital signals and outputting processed digital signals. However, these digital processing chips cannot be used for data. The digital signals processed by the processing module are recorded and saved, which makes it impossible to obtain or analyze the digital signals in practical applications, and there is no way to obtain corresponding information.
- pronunciation devices are common, such as speakers, headphones, speakers, etc.
- another factor that determines the pronunciation effect is the speech processing effect of the speech processing chip in the speech device.
- the quality of speech processing needs to be judged by many subjective and objective tests. Once a problem arises, it is difficult to analyze and locate, especially in a voice chip, it is almost impossible to analyze and locate the source of the problem.
- Embodiments of the present invention provide a digital processing chip and a method for processing the same, which can collect and store digital signals input and/or output from a digital processing chip, so as to obtain digital numbers inside the digital processing chip. signal.
- An embodiment of the present invention provides a digital processing chip, including a digital processing module, configured to process a received digital signal, and output the processed digital signal, and further includes:
- Information acquisition module Digital signal for collecting input and / or output;
- storage module a digital signal for storing input and/or output collected by the information acquisition module
- Information output module Used to output the digital signal stored by the storage module.
- An embodiment of the present invention provides a method for processing a digital signal by a digital processing chip, comprising: receiving an input digital signal, processing the digital signal, and outputting the digital signal, further comprising:
- the digital processing chip content stores the acquired input and / or output digital signals
- the digital processing chip outputs the digital signal of the input and/or output stored therein.
- the information acquisition module, the storage module and the information output module are added to the original digital processing chip to receive the digital signal and the output digital signal.
- the user can use the digital processing chip provided by the embodiment of the present invention to obtain the digital signal input or output from the digital processing chip, and then use the stored data for software simulation to reproduce, analyze and locate the problem.
- the memory function is integrated inside the chip, less resources are required in the process of collecting and storing the digital signal, and the process of collecting and storing the digital signal is easier to implement.
- FIG. 1 is a schematic structural diagram 1 of a digital processing chip according to an embodiment of the present invention.
- FIG. 2 is a schematic structural diagram 2 of a digital processing chip according to an embodiment of the present invention.
- FIG. 3 is a schematic structural diagram of a storage module of a digital processing chip according to an embodiment of the present invention.
- a corresponding information acquisition module, a storage module, and an information output module are disposed in the digital processing chip; thereby, the received digital signal and the output digital signal can be stored, and then the digital processing chip is facilitated.
- the user can use the stored data to perform software simulation to reproduce, analyze and locate the problem, which makes the positioning and solving the problem very convenient and effective, and thus can effectively improve the data processing quality.
- FIG. 1 A specific implementation of a digital processing chip according to an embodiment of the present invention is shown in FIG. 1 and FIG.
- the utility model comprises a digital processing module, an information collecting module, a storage module and an information output module, wherein:
- This module is the original module in the existing digital processing chip. It is used to process the received digital signal and output the processed digital signal. For example, for the voice processing chip, this module is for voice processing. a module, configured to process the received voice input signal and output the processed voice output signal
- Information acquisition module Digital signal for collecting input and / or output, for the collected digital signal can be provided to the storage module, provided by the storage module to the information output module, or directly to the information output module; for example,
- the information collection module is a recording processing module for recording a voice input signal and/or a voice output signal;
- Memory Module A digital signal used to store the input and/or output collected by the information acquisition module; for example, for a voice processing chip, this module is used to store recorded voice input signals and/or voice output signals.
- the storage module may be stored by using a ping-pong Buffer (cache) for saving the recorded voice input signal and/or voice output signal by means of a ping-pong buffer.
- a ping-pong Buffer cache
- Information output module It is used to output the digital signal stored by the storage module, or it can also be used to directly output the digital signal collected by the information acquisition module.
- the module is a recording information output module, and uses a CPU interface module for reading a voice input signal and/or a voice output signal recorded by the recording processing module, and through the CPU interface signal and the external CPU transfers the recorded data
- the information collection module and the storage module are main parts for implementing data record storage, wherein the storage module is shown in FIG. 3, and the figure is specifically drawn by using a voice processing chip as an example.
- the specific implementation plan is as follows:
- Bit SRAM Static Random Access Memory
- PCM interface clock If the CPU interface clock and the PCM interface clock are different, a dual-port SRAM can be used. Otherwise, a single-port SRAM can be used.
- the PCM interface only writes to the SRAM.
- the CPU interface is read-only to the SRAM.
- the read and write are staggered by BUFO and BUFl. That is, only BUF1 can be read when writing BUF0, and only BUF0 can be read when writing BUF1.
- PCM interface continuously writes BUFO and BUFl, writes BU After the FO, the CPU interrupt signal is generated, and then BUF1 is written; after the BUF1 is written, the CPU interrupt signal is generated, and then BUF0 is written, and thus the loop is performed.
- the digital processing chip may also be an image processing chip, a video processing chip, or a data message processing chip, etc., and wherein the digital processing module is configured to process the received image.
- a signal, video signal or data message signal and outputs the processed digital signal.
- the information collecting module, the storage module and the information output module disposed in the image processing chip, the video processing chip or the data message processing chip are specifically configured to record and store the image signal, the video signal or the data message signal processed by the corresponding chip, And outputting the stored signal to facilitate analysis of the positioning problem or the like based on the recorded signal.
- the recording processing module added to the digital processing chip in the embodiment of the present invention can record the received voice input signal and the output voice output signal, and then use the recorded data for software simulation to reproduce, analyze and locate.
- the problem is that it is very convenient and effective to locate and solve problems. Analysis and Positioning
- the external and internal issues of the chip, analysis and location issues are fast and accurate.
- the recording function is integrated inside the chip. Therefore, less resources are required in the process of collecting and storing digital signals, and the process of collecting and storing digital signals is easier to implement.
- the embodiment of the present invention is applied to other digital processing chips, the same beneficial effects can be produced.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Storage Device Security (AREA)
Abstract
A digital processing chip, wherein an information collecting module, a storage module and an information output module are further added in the digital processing chip; the received digital signal and the output digital signal are stored, in order to obtain the internal digital signal in the digital processing chip, such as, voice signal, image signal, etc., and make it convenient for the user of the digital processing chip to perform software simulation with the stored data to reproduce, analyze and locate the problems. Also, the invention needs less resource and is easy to be realized by integrating storage function inside the chip.
Description
说明书 一种数字处理芯片及其处理数字信号的方法 Digital processing chip and method for processing digital signal thereof
[I] 技术领域 [I] Technical field
[2] 本发明涉及电子技术领域， 尤其涉及一种数字处理芯片及其处理数字信号的方 法。 [2] The present invention relates to the field of electronic technologies, and in particular, to a digital processing chip and a method thereof for processing a digital signal.
[3] 发明背景 [3] Background of the invention
[4] 在电子技术领域经常会用到数字处理芯片， 数字处理芯片一般会包括数字处理 模块， 用于处理接收的数字信号并可输出处理后的数字信号， 但是这些数字处 理芯片均不能对数据处理模块所处理的数字信号进行记录与保存， 这就使得当 实际应用中需要获取或分析所述的数字信号时， 便会因为没有办法获得相应的 信息而束手无策。 [4] Digital processing chips are often used in the field of electronic technology. Digital processing chips generally include digital processing modules for processing received digital signals and outputting processed digital signals. However, these digital processing chips cannot be used for data. The digital signals processed by the processing module are recorded and saved, which makes it impossible to obtain or analyze the digital signals in practical applications, and there is no way to obtain corresponding information.
[5] 例如， 在日常生活中， 发音设备很常见， 如音箱， 耳机、 喇叭等。 这些设备的 发音效果的好坏除了与设备本身的质量有关外， 另一个决定发音效果的因素就 是语音设备中的语音处理芯片的语音处理效果。 但是， 语音处理效果的好坏需 要通过许多主观与客观的测试来评判。 一旦出现问题则很难分析和定位， 尤其 是在语音芯片中想分析和定位问题来源几乎是不可能的。 [5] For example, in everyday life, pronunciation devices are common, such as speakers, headphones, speakers, etc. In addition to the quality of the device itself, in addition to the quality of the device itself, another factor that determines the pronunciation effect is the speech processing effect of the speech processing chip in the speech device. However, the quality of speech processing needs to be judged by many subjective and objective tests. Once a problem arises, it is difficult to analyze and locate, especially in a voice chip, it is almost impossible to analyze and locate the source of the problem.
[6] 另外， 在图像、 视频或数据报文处理芯片等数字处理芯片中同样存在上述问题 [6] In addition, the above problems also exist in digital processing chips such as image, video or data message processing chips.
[7] 在实现本发明的过程中， 发明人发现上述现有技术至少存在以下问题： [7] In carrying out the process of the present invention, the inventors have found that the above prior art has at least the following problems:
[8] 当数字处理芯片出现故障或异常时， 无法得知数字处理芯片所处理的数字信号 的过程及结果， 因而， 无法准确判断问题的来源。 [8] When the digital processing chip fails or is abnormal, the process and result of the digital signal processed by the digital processing chip cannot be known, and thus the source of the problem cannot be accurately determined.
[9] 总之， 在现有技术中， 数字处理芯片的使用者如果采用目前的数字处理芯片， 则其根本无法获得其需要的数字处理芯片内部的数字信号。 [9] In summary, in the prior art, if a user of a digital processing chip adopts a current digital processing chip, it cannot obtain the digital signal inside the digital processing chip that it needs.
[10] 发明内容 [10] Summary of the invention
[II] 本发明的实施例提供了一种数字处理芯片及其处理数字信号的方法， 可以对输 入和 /或输出数字处理芯片的数字信号进行采集、 存储， 以便于获得数字处理芯 片内部的数字信号。
[12] 本发明实施例提供了一种数字处理芯片， 包括数字处理模块， 用于处理接收的 数字信号， 并输出处理后的数字信号， 且还包括： [II] Embodiments of the present invention provide a digital processing chip and a method for processing the same, which can collect and store digital signals input and/or output from a digital processing chip, so as to obtain digital numbers inside the digital processing chip. signal. An embodiment of the present invention provides a digital processing chip, including a digital processing module, configured to process a received digital signal, and output the processed digital signal, and further includes:
[13] 信息采集模块： 用于采集输入和 /或输出的数字信号； [13] Information acquisition module: Digital signal for collecting input and / or output;
[14] 存储模块： 用于存储信息采集模块采集的输入和 /或输出的数字信号； [14] storage module: a digital signal for storing input and/or output collected by the information acquisition module;
[15] 信息输出模块： 用于输出存储模块存储的数字信号。 [15] Information output module: Used to output the digital signal stored by the storage module.
[16] 本发明实施例提供了一种数字处理芯片处理数字信号的方法， 包括接收输入的 数字信号， 对所述数字信号进行处理后输出数字信号， 还包括： An embodiment of the present invention provides a method for processing a digital signal by a digital processing chip, comprising: receiving an input digital signal, processing the digital signal, and outputting the digital signal, further comprising:
[17] 在数字处理芯片内部， 采集输入和 /或输出的数字信号； [17] Collecting input and / or output digital signals inside the digital processing chip;
[18] 在数字处理芯片内容保存采集的输入和 /或输出的数字信号； [18] The digital processing chip content stores the acquired input and / or output digital signals;
[19] 数字处理芯片输出其内部存储的所述输入和 /或输出的数字信号。 [19] The digital processing chip outputs the digital signal of the input and/or output stored therein.
[20] 由上述本发明提供的实施例可以看出， 本发明实施例是在原有数字处理芯片中 增加了信息采集模块、 存储模块与信息输出模块， 以将接收的数字信号与输出 的数字信号存储下来， 从而便于数字处理芯片的使用者可以利用本发明实施例 提供的数字处理芯片获得输入或输出数字处理芯片的数字信号， 进而利用存储 的数据进行软件仿真可复现、 分析和定位问题。 而且， 由于将存储功能集成在 芯片内部， 因此， 在采集存储数字信号过程中所需资源少， 而且， 采集存储数 字信号的过程更易于实现。 [20] It can be seen from the embodiment provided by the present invention that the information acquisition module, the storage module and the information output module are added to the original digital processing chip to receive the digital signal and the output digital signal. The user can use the digital processing chip provided by the embodiment of the present invention to obtain the digital signal input or output from the digital processing chip, and then use the stored data for software simulation to reproduce, analyze and locate the problem. Moreover, since the memory function is integrated inside the chip, less resources are required in the process of collecting and storing the digital signal, and the process of collecting and storing the digital signal is easier to implement.
[21] 附图简要说明 [21] BRIEF DESCRIPTION OF THE DRAWINGS
[22] 图 1为本发明实施例所述数字处理芯片的结构示意图一； FIG. 1 is a schematic structural diagram 1 of a digital processing chip according to an embodiment of the present invention; FIG.
[23] 图 2为本发明实施例所述数字处理芯片的结构示意图二； 2 is a schematic structural diagram 2 of a digital processing chip according to an embodiment of the present invention;
[24] 图 3为本发明实施例所述数字处理芯片的存储模块的结构示意图。 FIG. 3 is a schematic structural diagram of a storage module of a digital processing chip according to an embodiment of the present invention.
[25] 实施本发明的方式 [25] Mode for carrying out the invention
[26] 在本发明实施例中， 是在数字处理芯片中设置相应的信息采集模块、 存储模块 与信息输出模块； 从而可以将接收的数字信号与输出的数字信号存储下来， 然 后便于数字处理芯片的使用者利用存储的数据进行软件仿真可复现、 分析和定 位问题， 使得定位和解决问题非常便捷而有效， 进而可以有效提高数据处理质 [26] In the embodiment of the present invention, a corresponding information acquisition module, a storage module, and an information output module are disposed in the digital processing chip; thereby, the received digital signal and the output digital signal can be stored, and then the digital processing chip is facilitated. The user can use the stored data to perform software simulation to reproduce, analyze and locate the problem, which makes the positioning and solving the problem very convenient and effective, and thus can effectively improve the data processing quality.
[27] 本发明实施例提供的一种数字处理芯片的具体实施方式如图 1与图 2所示， 具体
包括数字处理模块、 信息采集模块、 存储模块与信息输出模块， 其中： [27] A specific implementation of a digital processing chip according to an embodiment of the present invention is shown in FIG. 1 and FIG. The utility model comprises a digital processing module, an information collecting module, a storage module and an information output module, wherein:
[28] 数字处理模块： 该模块为已有数字处理芯片中原有的模块， 用于处理接收的数 字信号并可输出处理后的数字信号； 例如， 对于语音处理芯片来说， 此模块为 语音处理模块， 用于处理接收的语音输入信号并可输出处理后的语音输出信号 [28] Digital Processing Module: This module is the original module in the existing digital processing chip. It is used to process the received digital signal and output the processed digital signal. For example, for the voice processing chip, this module is for voice processing. a module, configured to process the received voice input signal and output the processed voice output signal
[29] 信息采集模块： 用于采集输入和 /或输出的数字信号， 对于采集的数字信号可 以提供给存储模块， 由存储模块提供给信息输出模块， 也可以直接提供给信息 输出模块； 例如， 对于语音处理芯片来说， 此信息采集模块为录音处理模块， 用于录制语音输入信号和 /或语音输出信号； [29] Information acquisition module: Digital signal for collecting input and / or output, for the collected digital signal can be provided to the storage module, provided by the storage module to the information output module, or directly to the information output module; for example, For the voice processing chip, the information collection module is a recording processing module for recording a voice input signal and/or a voice output signal;
[30] 存储模块： 用于存储信息采集模块采集的输入和 /或输出的数字信号； 例如， 对于语音处理芯片来说， 此模块用于存储录制的语音输入信号和 /或语音输出信 号。 存储模块具体可以采用乒乓 Buffer (缓存）进行存储， 用于采用乒乓缓存 的方式保存录制的语音输入信号和 /或语音输出信号。 [30] Memory Module: A digital signal used to store the input and/or output collected by the information acquisition module; for example, for a voice processing chip, this module is used to store recorded voice input signals and/or voice output signals. The storage module may be stored by using a ping-pong Buffer (cache) for saving the recorded voice input signal and/or voice output signal by means of a ping-pong buffer.
[31] 信息输出模块： 用于输出存储模块存储的数字信号， 或者， 也可以用于直接输 出信息采集模块采集的数字信号。 例如， 对于语音处理芯片来说， 此模块为录 制信息输出模块， 采用的是 CPU接口模块， 用于读取录音处理模块录制的语音输 入信号和 /或语音输出信号， 并通过 CPU接口信号与外部 CPU进行录音数据的传送 [31] Information output module: It is used to output the digital signal stored by the storage module, or it can also be used to directly output the digital signal collected by the information acquisition module. For example, for a voice processing chip, the module is a recording information output module, and uses a CPU interface module for reading a voice input signal and/or a voice output signal recorded by the recording processing module, and through the CPU interface signal and the external CPU transfers the recorded data
[32] 本发明实施例中， 所述的信息采集模块与存储模块是实现数据记录存储的主要 部分， 其中的存储模块如图 3所示， 图中具体是以语音处理芯片为例绘制， 其具 体实现方案如下： [32] In the embodiment of the present invention, the information collection module and the storage module are main parts for implementing data record storage, wherein the storage module is shown in FIG. 3, and the figure is specifically drawn by using a voice processing chip as an example. The specific implementation plan is as follows:
[33] 假定图中的录音数据为 PCM (脉冲编码调制）数据， 8比特宽度， D0UT为语音输 出信号， DIN为语音输入信号， CPU接口的数据宽度为 16比特。 BUF0和 BUF1是两 块 16 XN [33] Assume that the recorded data in the figure is PCM (Pulse Code Modulation) data, 8 bits wide, D0UT is the voice output signal, DIN is the voice input signal, and the data width of the CPU interface is 16 bits. BUF0 and BUF1 are two 16 XN
比特的 SRAM (静态随机存储器） ， 组成乒乓 Buffer用于数据缓冲， 若 CPU接口时 钟和 PCM接口时钟不同， 则可以采用双口 SRAM, 否则可以用单口 SRAM。 Bit SRAM (Static Random Access Memory), which constitutes a ping-pong Buffer for data buffering. If the CPU interface clock and the PCM interface clock are different, a dual-port SRAM can be used. Otherwise, a single-port SRAM can be used.
[34] PCM接口对 SRAM只写， CPU接口对 SRAM只读， 读和写通过 BUFO和 BUFl错开， 即写 BUF0时只能读 BUF1 , 写 BUF1时只能读 BUF0。 PCM接口连续写 BUFO和 BUFl , 写满 BU
FO后产生 CPU中断信号， 并接着写 BUFl ; 写满 BUFl后产生 CPU中断信号， 并接着 写 BUF0, 如此循环。 [34] The PCM interface only writes to the SRAM. The CPU interface is read-only to the SRAM. The read and write are staggered by BUFO and BUFl. That is, only BUF1 can be read when writing BUF0, and only BUF0 can be read when writing BUF1. PCM interface continuously writes BUFO and BUFl, writes BU After the FO, the CPU interrupt signal is generated, and then BUF1 is written; after the BUF1 is written, the CPU interrupt signal is generated, and then BUF0 is written, and thus the loop is performed.
[35] PCM接口每次写 DIN和 /或 D0UT的一个样点， 以 PCM数据 8k采样计算， 写两个样点 之间的时间间隔为 l/8000=125us， 所以写满 BUF0或 BUFl所需时间为 T= ( 125 XN ) us, 例如 N=256时 T=125 X 512=32ms。 通过选择不同的 N值， 可以控制中断信 号产生的周期， 以平衡 CPU的工作负荷。 CPU响应到中断信号后， 必须在下一次 中断产生之前把 N个数据读出， 否则会产生录音出错， 内部产生录音出错状态信 号。 [35] The PCM interface writes a sample of DIN and/or D0UT every time. It is calculated by 8k sampling of PCM data. The time interval between writing two samples is l/8000=125us, so it is necessary to fill BUF0 or BUF1. The time is T = ( 125 XN ) us, for example, when N=256, T=125 X 512=32ms. By selecting different N values, you can control the period of the interrupt signal generation to balance the CPU workload. After the CPU responds to the interrupt signal, it must read out the N data before the next interrupt is generated. Otherwise, a recording error will occur and a recording error status signal will be generated internally.
[36] 本发明实施例中， 所述的数字处理芯片还可以为图像处理芯片、 视频处理芯片 或数据报文处理芯片等等， 且其中所述的数字处理模块分别为用于处理接收的 图像信号、 视频信号或数据报文信号， 并输出处理后的数字信号。 在图像处理 芯片、 视频处理芯片或数据报文处理芯片中设置的信息采集模块、 存储模块与 信息输出模块， 具体是用于记录存储经相应芯片处理的图像信号、 视频信号或 数据报文信号， 并输出记录存储的信号， 以便于根据记录的信号分析定位问题 等。 [36] In the embodiment of the present invention, the digital processing chip may also be an image processing chip, a video processing chip, or a data message processing chip, etc., and wherein the digital processing module is configured to process the received image. A signal, video signal or data message signal, and outputs the processed digital signal. The information collecting module, the storage module and the information output module disposed in the image processing chip, the video processing chip or the data message processing chip are specifically configured to record and store the image signal, the video signal or the data message signal processed by the corresponding chip, And outputting the stored signal to facilitate analysis of the positioning problem or the like based on the recorded signal.
[37] 由此可见， 本发明实施例在数字处理芯片中增加的录音处理模块可以将接收的 语音输入信号与输出语音输出信号录制下来， 然后利用录音数据进行软件仿真 可复现、 分析和定位问题， 使得定位和解决问题非常便捷而有效。 分析和定位 芯片外部及芯片内部问题， 分析和定位问题快捷而准确。 同时， 录音功能集成 在芯片内部， 因此， 在采集存储数字信号过程中所需资源少， 采集存储数字信 号的过程更易于实现。 而且， 本发明实施例应用于其他数字处理芯片中时， 同 样可以产生相应的有益效果。 [37] It can be seen that the recording processing module added to the digital processing chip in the embodiment of the present invention can record the received voice input signal and the output voice output signal, and then use the recorded data for software simulation to reproduce, analyze and locate. The problem is that it is very convenient and effective to locate and solve problems. Analysis and Positioning The external and internal issues of the chip, analysis and location issues are fast and accurate. At the same time, the recording function is integrated inside the chip. Therefore, less resources are required in the process of collecting and storing digital signals, and the process of collecting and storing digital signals is easier to implement. Moreover, when the embodiment of the present invention is applied to other digital processing chips, the same beneficial effects can be produced.
[38] 以上所述， 仅为本发明较佳的具体实施方式， 但本发明的保护范围并不局限于 此， 任何熟悉本技术领域的技术人员在本发明揭露的技术范围内， 可轻易想到 的变化或替换， 都应涵盖在本发明的保护范围之内。 因此， 本发明的保护范围 应该以权利要求的保护范围为准。
The above description is only a preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily think of within the technical scope disclosed by the present invention. Changes or substitutions are intended to be included within the scope of the invention. Therefore, the scope of protection of the present invention should be determined by the scope of the claims.
Claims
[1] 1、 一种数字处理芯片， 包括数字处理模块， 用于处理接收的数字信号， 并 输出处理后的数字信号； 其特征在于， 所述芯片中还包括： 信息采集模块： 用于采集输入和 /或输出的数字信号； [1] 1. A digital processing chip, comprising a digital processing module, configured to process a received digital signal, and output the processed digital signal; wherein the chip further comprises: an information collecting module: configured to collect Digital signals input and / or output;
存储模块： 用于存储信息采集模块采集的输入和 /或输出的数字信号； 信息输出模块： 用于输出存储模块存储的数字信号。 Storage module: a digital signal for storing input and/or output collected by the information acquisition module; information output module: for outputting a digital signal stored by the storage module.
[2] 2、 根据权利要求 1所述的数字处理芯片， 其特征在于， 所述的数字处理芯 片为以下任一项： [2] 2. The digital processing chip according to claim 1, wherein the digital processing chip is any one of the following:
语音处理芯片， 用于通过所述数字处理模块处理接收的语音信号， 并输出 处理后的语音信号； a voice processing chip, configured to process the received voice signal by using the digital processing module, and output the processed voice signal;
图像处理芯片， 用于通过所述数字处理模块处理接收到的图像信号， 并输 出处理后的图像信号； An image processing chip, configured to process the received image signal by the digital processing module, and output the processed image signal;
视频处理芯片， 用于通过所述数字处理模块处理接收到的视步信号， 并输 出处理后的视频信号； a video processing chip, configured to process the received video step signal by using the digital processing module, and output the processed video signal;
数据报文处理芯片， 用于通过所述数字处理模块处理接收到的数据报文信 号， 并输出处理后的数据报文信号。 And a data message processing chip, configured to process the received data message signal by using the digital processing module, and output the processed data message signal.
[3] 3、 根据权利要求 1所述的数字处理芯片， 其特征在于， 所述的信息采集模 块用于采集语音、 图像、 视频或数据的输入和 /或输出信号； 所述存储模块 用于存储采集的语音、 图像、 视频或数据的输入和输出信号； 所述信息输 出模块用于读取并输出所采集的语音、 图像、 视频或数据的输入和 /或输出 信号。 [3] The digital processing chip according to claim 1, wherein the information collecting module is configured to collect input and/or output signals of voice, image, video or data; The input and output signals of the collected voice, image, video or data are stored; the information output module is for reading and outputting the input and/or output signals of the collected voice, image, video or data.
[4] 4、 根据权利要求 1、 2或 3所述的数字处理芯片， 其特征在于， 所述的存储 模块采用乒乓缓存器实现， 用于采用乒乓缓存的方式保存信息采集模块采 集的输入和 /或输出的数字信号。 [4] The digital processing chip according to claim 1, 2 or 3, wherein the storage module is implemented by using a ping-pong buffer, and is configured to save the input collected by the information collection module by using a ping-pong buffer. / or output digital signal.
[5] 5、 根据权利要求 1、 2或 3所述的数字处理芯片， 其特征在于， 所述的信息 输出模块采用 CPU接口模块实现， 用于读取信息采集模块采集的输入和 /或 输出的数字信号， 并通过 CPU接口信号输出。 [5] 5. The digital processing chip according to claim 1, 2 or 3, wherein the information output module is implemented by using a CPU interface module, and is used for reading input and/or output collected by the information collection module. The digital signal is output through the CPU interface signal.
[6] 6、 一种数字处理芯片处理数字信号的方法， 包括接收输入的数字信号， 对
所述数字信号进行处理后输出数字信号； 其特征在于， 还包括： 在数字处理芯片内部， 采集输入和 /或输出的数字信号； [6] 6. A method for processing a digital signal by a digital processing chip, comprising receiving an input digital signal, The digital signal is processed to output a digital signal; and the method further includes: collecting digital signals input and/or output inside the digital processing chip;
在数字处理芯片内部， 保存采集的输入和 /或输出的数字信号； 数字处理芯片输出其内部存储的所述输入和 /或输出的数字信号。 Inside the digital processing chip, the acquired input and/or output digital signals are stored; the digital processing chip outputs the digital signals of the input and/or output stored therein.
[7] 7、 根据权利要求 6所述的方法， 其特征在于， 所述数字处理芯片包括： 语 音处理芯片、 图像处理芯片、 视频处理芯片或数据报文处理芯片， 且所述 的数字信号包括语音信号、 图像信号、 视频信号或数据报文信号。 [7] 7. The method according to claim 6, wherein the digital processing chip comprises: a voice processing chip, an image processing chip, a video processing chip or a data message processing chip, and the digital signal comprises Voice signal, image signal, video signal or data message signal.
[8] 8、 根据权利要求 6或 7所述的方法， 其特征在于， 所述的保存采集的输入和 [8] 8. The method according to claim 6 or 7, wherein said saving the collected input and
/或输出的数字信号的步骤包括： 采用乒乓缓存的方式保存采集的输入和 / 或输出的数字信号。 The step of outputting the digital signal includes: saving the collected input and/or output digital signal by means of a ping-pong buffer.
[9] 9、 根据权利要求 6或 7所述的方法， 其特征在于， 所述的数字处理芯片通过 [9] 9. The method according to claim 6 or 7, wherein the digital processing chip passes
CPU接口信号控制输出采集的输入和 /或输出的数字信号。
The CPU interface signal controls the output of the acquired input and / or output digital signal.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100985193A CN100389394C (en) | 2006-07-04 | 2006-07-04 | Digital processing chip |
| CN200610098519.3 | 2006-07-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2008006305A1 true WO2008006305A1 (en) | 2008-01-17 |
Family
ID=37509981
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/CN2007/070022 WO2008006305A1 (en) | 2006-07-04 | 2007-05-17 | Digital processing chip and method for processing digital signal therefor |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN100389394C (en) |
| WO (1) | WO2008006305A1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102750126B (en) * | 2012-06-27 | 2016-02-03 | 深圳Tcl新技术有限公司 | Pronunciation inputting method and terminal |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040034819A1 (en) * | 2000-09-19 | 2004-02-19 | Steven Haydock | Monitoring interrupts |
| WO2005013053A2 (en) * | 2003-07-25 | 2005-02-10 | Zingher Arthur R | Apparatus and method for software debugging |
| WO2005109203A2 (en) * | 2004-05-12 | 2005-11-17 | Koninklijke Philips Electronics N.V. | Data processing system with trace co-processor |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07287668A (en) * | 1994-04-19 | 1995-10-31 | Hitachi Ltd | Data processor |
| JP3277984B2 (en) * | 1997-03-31 | 2002-04-22 | 日本電気株式会社 | Video signal processing device |
| US20020034971A1 (en) * | 1999-02-08 | 2002-03-21 | Chienchung Chang | Data allocation for multiple applications on a microprocessor or dsp |
| ATE266882T1 (en) * | 2000-09-27 | 2004-05-15 | Texas Instruments Inc | DEVICE AND METHOD FOR SIGNAL GROUP TRANSMISSION BETWEEN DIGITAL SIGNAL PROCESSING DEVICES |
-
2006
- 2006-07-04 CN CNB2006100985193A patent/CN100389394C/en active Active
-
2007
- 2007-05-17 WO PCT/CN2007/070022 patent/WO2008006305A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040034819A1 (en) * | 2000-09-19 | 2004-02-19 | Steven Haydock | Monitoring interrupts |
| WO2005013053A2 (en) * | 2003-07-25 | 2005-02-10 | Zingher Arthur R | Apparatus and method for software debugging |
| WO2005109203A2 (en) * | 2004-05-12 | 2005-11-17 | Koninklijke Philips Electronics N.V. | Data processing system with trace co-processor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1877538A (en) | 2006-12-13 |
| CN100389394C (en) | 2008-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7571297B2 (en) | Data invalid signal for non-deterministic latency in a memory system | |
| WO2017016178A1 (en) | Interface signal remapping method based on fpga | |
| RU2013109271A (en) | FORMATION OF AN IRREVERSIBLE STATE IN A SINGLE-BIT CELL HAVING A FIRST MAGNETIC TUNNEL TRANSITION AND A SECOND MAGNET TUNNEL TRANSITION | |
| US7043718B1 (en) | System real-time analysis tool | |
| EP1215678A3 (en) | Semiconductor memory, and memory access method | |
| JP2925600B2 (en) | Semiconductor storage device | |
| JP2006216099A (en) | Semiconductor storage device | |
| WO2008006305A1 (en) | Digital processing chip and method for processing digital signal therefor | |
| US8751853B2 (en) | Quad-data rate controller and implementing method thereof | |
| US20060236004A1 (en) | Computer System Capable of Rapidly Transmitting Data between Different Storage Devices | |
| US20180034749A1 (en) | System and method for distributing and replaying trigger packets via a variable latency bus interconnect | |
| WO2008042201A3 (en) | Memory write timing system | |
| US7684257B1 (en) | Area efficient and fast static random access memory circuit and method | |
| CN201853494U (en) | Voice controllable recorder pen | |
| CN101634936A (en) | Method for achieving interfaces between ARM architecture processor and hard disk through FPGA | |
| CN100483332C (en) | Character and language synchronizing method and synchronizer | |
| EP1333447A3 (en) | Semiconductor memory device and electronic information device using the same | |
| WO2024020860A1 (en) | Audio format conversion apparatus | |
| TW200532548A (en) | Method and/or architecture implemented in hardware for the adjustment of messages with indeterministic length | |
| CN201226091Y (en) | Voice electric wave watch | |
| JP3539920B2 (en) | LSI inspection circuit | |
| CN101706711B (en) | FIFO memory control circuit and method | |
| KR100660538B1 (en) | Semiconductor memory device | |
| JP2007272562A (en) | Fifo memory | |
| JP3956382B2 (en) | measuring device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07721645 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| NENP | Non-entry into the national phase |
Ref country code: RU |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 07721645 Country of ref document: EP Kind code of ref document: A1 |