WO2007146872A2 - Scalable process and structure for jfet for small and decreasing line widths - Google Patents
Scalable process and structure for jfet for small and decreasing line widths Download PDFInfo
- Publication number
- WO2007146872A2 WO2007146872A2 PCT/US2007/070864 US2007070864W WO2007146872A2 WO 2007146872 A2 WO2007146872 A2 WO 2007146872A2 US 2007070864 W US2007070864 W US 2007070864W WO 2007146872 A2 WO2007146872 A2 WO 2007146872A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- gate
- nitride
- region
- drain
- Prior art date
Links
- 230000003247 decreasing effect Effects 0.000 title description 3
- 238000010963 scalable process Methods 0.000 title description 2
- 239000000758 substrate Substances 0.000 claims abstract description 78
- 150000004767 nitrides Chemical class 0.000 claims abstract description 56
- 238000000034 method Methods 0.000 claims abstract description 39
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 28
- 229920005591 polysilicon Polymers 0.000 claims abstract description 28
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 239000012535 impurity Substances 0.000 claims abstract description 20
- 238000005530 etching Methods 0.000 claims description 19
- 239000011810 insulating material Substances 0.000 claims description 19
- 230000005669 field effect Effects 0.000 claims description 16
- 229920002120 photoresistant polymer Polymers 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 7
- 238000005498 polishing Methods 0.000 claims description 7
- 206010010144 Completed suicide Diseases 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 3
- 230000008569 process Effects 0.000 abstract description 20
- 108091006146 Channels Proteins 0.000 description 43
- 239000007943 implant Substances 0.000 description 21
- 238000010276 construction Methods 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 238000009792 diffusion process Methods 0.000 description 10
- 239000002019 doping agent Substances 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000007517 polishing process Methods 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 2
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 125000004430 oxygen atom Chemical group O* 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000003079 width control Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
- H01L29/66901—Unipolar field-effect transistors with a PN junction gate, i.e. JFET with a PN homojunction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0033—Correction by delay
- H04L7/0037—Delay of clock signal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007800218565A CN101467261B (en) | 2006-06-12 | 2007-06-11 | Scalable process and structure for jfet for small and decreasing line widths |
JP2009515588A JP2009540619A (en) | 2006-06-12 | 2007-06-11 | Scalable process and structure for fine linewidth JFETs |
CA002652889A CA2652889A1 (en) | 2006-06-12 | 2007-06-11 | Scalable process and structure for jfet for small and decreasing line widths |
EP07812096A EP2038934A4 (en) | 2006-06-12 | 2007-06-11 | Scalable process and structure for jfet for small and decreasing line widths |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/451,886 | 2006-06-12 | ||
US11/451,886 US7642566B2 (en) | 2006-06-12 | 2006-06-12 | Scalable process and structure of JFET for small and decreasing line widths |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007146872A2 true WO2007146872A2 (en) | 2007-12-21 |
WO2007146872A3 WO2007146872A3 (en) | 2008-04-17 |
Family
ID=38820999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/070864 WO2007146872A2 (en) | 2006-06-12 | 2007-06-11 | Scalable process and structure for jfet for small and decreasing line widths |
Country Status (8)
Country | Link |
---|---|
US (3) | US7642566B2 (en) |
EP (1) | EP2038934A4 (en) |
JP (1) | JP2009540619A (en) |
KR (1) | KR20090030304A (en) |
CN (1) | CN101467261B (en) |
CA (1) | CA2652889A1 (en) |
TW (1) | TW200807575A (en) |
WO (1) | WO2007146872A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009105346A1 (en) * | 2008-02-19 | 2009-08-27 | Dsm Solutions, Inc. | Method to fabricate gate electrodes |
JPWO2012004886A1 (en) * | 2010-07-09 | 2013-09-02 | 日立ビークルエナジー株式会社 | Secondary battery and method of manufacturing flat wound electrode group |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7745301B2 (en) | 2005-08-22 | 2010-06-29 | Terapede, Llc | Methods and apparatus for high-density chip connectivity |
US8957511B2 (en) | 2005-08-22 | 2015-02-17 | Madhukar B. Vora | Apparatus and methods for high-density chip connectivity |
US7873132B2 (en) * | 2005-09-21 | 2011-01-18 | Hewlett-Packard Development Company, L.P. | Clock recovery |
JP4913131B2 (en) * | 2006-03-31 | 2012-04-11 | アンリツ株式会社 | Data identification device and error measurement device |
EP1860808A1 (en) * | 2006-05-25 | 2007-11-28 | STMicroelectronics (Research & Development) Limited | Frame synchronization and clock recovery using preamble data that violates a bi-phase mark coding rule |
US7831004B2 (en) * | 2006-06-13 | 2010-11-09 | Panasonic Corporation | Synchronous detecting circuit |
US8289032B2 (en) | 2007-03-20 | 2012-10-16 | Rambus Inc. | Integrated circuit having receiver jitter tolerance (“JTOL”) measurement |
JP4774005B2 (en) * | 2007-04-11 | 2011-09-14 | ザインエレクトロニクス株式会社 | Receiver |
US7525136B2 (en) * | 2007-05-03 | 2009-04-28 | Dsm Solutions, Inc. | JFET device with virtual source and drain link regions and method of fabrication |
US7453107B1 (en) * | 2007-05-04 | 2008-11-18 | Dsm Solutions, Inc. | Method for applying a stress layer to a semiconductor device and device formed therefrom |
JP4315462B1 (en) * | 2008-04-23 | 2009-08-19 | シリコンライブラリ株式会社 | Receiving device capable of generating audio reference clock |
US7670889B2 (en) * | 2008-06-04 | 2010-03-02 | International Business Machines Corporation | Structure and method for fabrication JFET in CMOS |
US8015429B2 (en) | 2008-06-30 | 2011-09-06 | Intel Corporation | Clock and data recovery (CDR) method and apparatus |
US7772620B2 (en) * | 2008-07-25 | 2010-08-10 | Suvolta, Inc. | Junction field effect transistor using a silicon on insulator architecture |
CA2774482C (en) * | 2008-10-02 | 2015-12-01 | Zenko Technologies, Inc. | Data sampling circuit and method for clock and data recovery |
KR20100046888A (en) * | 2008-10-28 | 2010-05-07 | 삼성전자주식회사 | Method of forming gate electrode of semiconductor device |
US8264058B2 (en) * | 2009-02-13 | 2012-09-11 | University Of South Carolina | MOS-driver compatible JFET structure with enhanced gate source characteristics |
KR101565750B1 (en) * | 2009-04-10 | 2015-11-05 | 삼성전자 주식회사 | High sensitivity image sensor |
US8375349B2 (en) | 2009-09-02 | 2013-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for constant power density scaling |
US8058674B2 (en) * | 2009-10-07 | 2011-11-15 | Moxtek, Inc. | Alternate 4-terminal JFET geometry to reduce gate to source capacitance |
CN102812431A (en) | 2010-03-22 | 2012-12-05 | Lrdc系统有限公司 | A method of identifying and protecting the integrity of a set of source data |
US8761325B2 (en) * | 2010-06-28 | 2014-06-24 | Ben WILLCOCKS | Digital receivers |
DE102011116585B4 (en) * | 2011-10-20 | 2015-05-13 | Infineon Technologies Ag | Method and device for controlling the sampling phase |
US20130243107A1 (en) * | 2012-03-16 | 2013-09-19 | Lsi Corporation | Baud rate timing recovery for nyquist patterns in a communication system |
US8929497B2 (en) * | 2012-03-16 | 2015-01-06 | Lsi Corporation | Dynamic deskew for bang-bang timing recovery in a communication system |
JP5776657B2 (en) * | 2012-09-18 | 2015-09-09 | 株式会社デンソー | Receiver circuit |
US9265458B2 (en) | 2012-12-04 | 2016-02-23 | Sync-Think, Inc. | Application of smooth pursuit cognitive testing paradigms to clinical drug development |
US9380976B2 (en) | 2013-03-11 | 2016-07-05 | Sync-Think, Inc. | Optical neuroinformatics |
CN103489924B (en) * | 2013-09-16 | 2016-01-20 | 电子科技大学 | A kind of low capacitance JFET device and manufacture method thereof |
US9240848B2 (en) * | 2014-06-09 | 2016-01-19 | Tyco Electronics Corporation | Eye quality monitoring system and method |
KR20220088159A (en) | 2020-12-18 | 2022-06-27 | 삼성전자주식회사 | An integrated circuit and an operation method thereof |
US11831323B2 (en) * | 2021-04-13 | 2023-11-28 | Cadence Design Systems, Inc. | Methods and circuits for reducing clock jitter |
KR102401162B1 (en) * | 2021-05-20 | 2022-05-24 | 주식회사 키파운드리 | Semiconductor device including poly-silicon junction field effect transistor and manufacturing method thereof |
CN113629152A (en) * | 2021-07-07 | 2021-11-09 | 华虹半导体(无锡)有限公司 | JFET device and manufacturing method thereof |
TWI780950B (en) * | 2021-10-14 | 2022-10-11 | 旺宏電子股份有限公司 | Semiconductor device and manufacturing method thereof |
US11962310B1 (en) * | 2022-09-14 | 2024-04-16 | Apple Inc. | Synchronization between data and clock signals in high-speed interfaces |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3633115A (en) | 1970-04-22 | 1972-01-04 | Itt | Digital voltage controlled oscillator producing an output clock which follows the phase variation of an input clock |
US4546366A (en) * | 1978-04-24 | 1985-10-08 | Buchanan Bobby L | Polysilicon/silicon junction field effect transistors and integrated circuits (POSFET) |
US4218771A (en) | 1978-12-04 | 1980-08-19 | Rockwell International Corporation | Automatic clock positioning circuit for a digital data transmission system |
US4406049A (en) * | 1980-12-11 | 1983-09-27 | Rockwell International Corporation | Very high density cells comprising a ROM and method of manufacturing same |
US4538283A (en) | 1983-07-26 | 1985-08-27 | Rockwell International Corporation | Adaptive equalizer suitable for use with fiber optics |
US4584695A (en) | 1983-11-09 | 1986-04-22 | National Semiconductor Corporation | Digital PLL decoder |
GB8719842D0 (en) * | 1987-08-21 | 1987-09-30 | Atomic Energy Authority Uk | Transistor |
US4821297A (en) | 1987-11-19 | 1989-04-11 | American Telephone And Telegraph Company, At&T Bell Laboratories | Digital phase locked loop clock recovery scheme |
US5028555A (en) * | 1987-12-02 | 1991-07-02 | Advanced Micro Devices, Inc. | Self-aligned semiconductor devices |
US4977108A (en) * | 1987-12-02 | 1990-12-11 | Advanced Micro Devices, Inc. | Method of making self-aligned, planarized contacts for semiconductor devices |
US4964143A (en) * | 1988-03-02 | 1990-10-16 | Advanced Micro Devices, Inc. | EPROM element employing self-aligning process |
US5091326A (en) * | 1988-03-02 | 1992-02-25 | Advanced Micro Devices, Inc. | EPROM element employing self-aligning process |
US4939099A (en) * | 1988-06-21 | 1990-07-03 | Texas Instruments Incorporated | Process for fabricating isolated vertical bipolar and JFET transistors |
NL8801981A (en) * | 1988-08-09 | 1990-03-01 | Philips Nv | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE |
JPH02250535A (en) | 1989-03-24 | 1990-10-08 | Nippon Telegr & Teleph Corp <Ntt> | Bit phase synchronizing circuit |
US5410175A (en) * | 1989-08-31 | 1995-04-25 | Hamamatsu Photonics K.K. | Monolithic IC having pin photodiode and an electrically active element accommodated on the same semi-conductor substrate |
EP0605634A1 (en) * | 1991-09-27 | 1994-07-13 | Harris Corporation | Complementary bipolar transistors having high early voltage, high frequency performance and high breakdown voltage characteristics and method of making same |
SE500814C2 (en) * | 1993-01-25 | 1994-09-12 | Ericsson Telefon Ab L M | Semiconductor device in a thin active layer with high breakthrough voltage |
US5432480A (en) | 1993-04-08 | 1995-07-11 | Northern Telecom Limited | Phase alignment methods and apparatus |
US5416043A (en) * | 1993-07-12 | 1995-05-16 | Peregrine Semiconductor Corporation | Minimum charge FET fabricated on an ultrathin silicon on sapphire wafer |
JPH07221800A (en) | 1994-02-02 | 1995-08-18 | Nec Corp | Data identification regeneration circuit |
US5554945A (en) | 1994-02-15 | 1996-09-10 | Rambus, Inc. | Voltage controlled phase shifter with unlimited range |
US5618688A (en) * | 1994-02-22 | 1997-04-08 | Motorola, Inc. | Method of forming a monolithic semiconductor integrated circuit having an N-channel JFET |
US5481563A (en) | 1994-03-14 | 1996-01-02 | Network Systems Corporation | Jitter measurement using a statistically locked loop |
US5455540A (en) | 1994-10-26 | 1995-10-03 | Cypress Semiconductor Corp. | Modified bang-bang phase detector with ternary output |
US5870445A (en) | 1995-12-27 | 1999-02-09 | Raytheon Company | Frequency independent clock synchronizer |
US6750091B1 (en) * | 1996-03-01 | 2004-06-15 | Micron Technology | Diode formation method |
US5896391A (en) | 1996-12-19 | 1999-04-20 | Northern Telecom Limited | Forward error correction assisted receiver optimization |
FR2776832B1 (en) * | 1998-03-31 | 2000-06-16 | Sgs Thomson Microelectronics | METHOD FOR MANUFACTURING JFET TRANSISTORS |
US6477200B1 (en) * | 1998-11-09 | 2002-11-05 | Broadcom Corporation | Multi-pair gigabit ethernet transceiver |
US6639956B1 (en) * | 1999-12-31 | 2003-10-28 | Intel Corporation | Data resynchronization circuit |
JP4122880B2 (en) | 2002-07-24 | 2008-07-23 | 住友電気工業株式会社 | Vertical junction field effect transistor |
US7101742B2 (en) * | 2003-08-12 | 2006-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel complementary field-effect transistors and methods of manufacture |
US7303949B2 (en) * | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US7075150B2 (en) * | 2003-12-02 | 2006-07-11 | International Business Machines Corporation | Ultra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene technique |
US7119380B2 (en) * | 2004-12-01 | 2006-10-10 | Semisouth Laboratories, Inc. | Lateral trench field-effect transistors in wide bandgap semiconductor materials, methods of making, and integrated circuits incorporating the transistors |
-
2006
- 2006-06-12 US US11/451,886 patent/US7642566B2/en not_active Expired - Fee Related
-
2007
- 2007-06-11 JP JP2009515588A patent/JP2009540619A/en active Pending
- 2007-06-11 CA CA002652889A patent/CA2652889A1/en not_active Abandoned
- 2007-06-11 CN CN2007800218565A patent/CN101467261B/en not_active Expired - Fee Related
- 2007-06-11 WO PCT/US2007/070864 patent/WO2007146872A2/en active Application Filing
- 2007-06-11 KR KR1020097000523A patent/KR20090030304A/en not_active Application Discontinuation
- 2007-06-11 EP EP07812096A patent/EP2038934A4/en not_active Withdrawn
- 2007-06-12 TW TW096121131A patent/TW200807575A/en unknown
- 2007-12-20 US US11/962,043 patent/US20080093636A1/en not_active Abandoned
- 2007-12-20 US US11/962,066 patent/US7519138B2/en not_active Expired - Lifetime
Non-Patent Citations (7)
Title |
---|
A. HAMADE; J. ALBARRAN: "A JFET/Bipolar Eight-Channel Analog Multiplexer", IEEE JOURNAL OF SOLID STATE CIRCUITS, vol. SC-16, no. 6, December 1978 (1978-12-01) |
H. TAKANAGI; G. KANO: "Complementary JFET Negative-Resistance Devices", IEEE JOURNAL OF SOLID STATE CIRCUITS, vol. SC-10, no. 6, December 1975 (1975-12-01), pages 509 - 515, XP011421889, DOI: doi:10.1109/JSSC.1975.1050651 |
K. LEHOVEC; R. ZULEEG: "Analysis of GaAs FET's for Integrated Logic", IEEE TRANSACTION ON ELECTRON DEVICES, vol. ED-27, no. 6, June 1980 (1980-06-01) |
NANVER; GOUDENA: "Design Considerations for Integrated High-Frequency P-Channel JFET's", IEEE TRANSACTIONS ELECTRON DEVICES, vol. 35, no. 11, 1988, pages 1924 - 1933, XP000070048, DOI: doi:10.1109/16.7406 |
OZAWA: "Electrical Properties of a Triode Like Silicon Vertical Channel JFET", IEEE TRANSACTIONS ELECTRON DEVICES, vol. ED-27, no. 11, 1980, pages 2115 - 2123, XP001282992 |
R. ZULEEG, COMPLIMENTARY GAAS LOGIC, 4 August 1985 (1985-08-04) |
See also references of EP2038934A4 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009105346A1 (en) * | 2008-02-19 | 2009-08-27 | Dsm Solutions, Inc. | Method to fabricate gate electrodes |
US7648898B2 (en) | 2008-02-19 | 2010-01-19 | Dsm Solutions, Inc. | Method to fabricate gate electrodes |
JPWO2012004886A1 (en) * | 2010-07-09 | 2013-09-02 | 日立ビークルエナジー株式会社 | Secondary battery and method of manufacturing flat wound electrode group |
Also Published As
Publication number | Publication date |
---|---|
US20080093636A1 (en) | 2008-04-24 |
KR20090030304A (en) | 2009-03-24 |
EP2038934A4 (en) | 2010-10-13 |
US7642566B2 (en) | 2010-01-05 |
WO2007146872A3 (en) | 2008-04-17 |
TW200807575A (en) | 2008-02-01 |
CN101467261B (en) | 2011-01-26 |
JP2009540619A (en) | 2009-11-19 |
US7519138B2 (en) | 2009-04-14 |
US20070284626A1 (en) | 2007-12-13 |
EP2038934A2 (en) | 2009-03-25 |
US20080152057A1 (en) | 2008-06-26 |
CA2652889A1 (en) | 2007-12-21 |
CN101467261A (en) | 2009-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7642566B2 (en) | Scalable process and structure of JFET for small and decreasing line widths | |
US7560755B2 (en) | Self aligned gate JFET structure and method | |
US7713804B2 (en) | Method of forming an oxide isolated metal silicon-gate JFET | |
KR100735654B1 (en) | Decoupling capacitors and methods for forming the same | |
US7557393B2 (en) | JFET with built in back gate in either SOI or bulk silicon | |
US7192816B2 (en) | Self-aligned body tie for a partially depleted SOI device structure | |
TWI420675B (en) | Semiconductor device having screening electrode and method | |
US7544557B2 (en) | Gate defined Schottky diode | |
CN107425057B (en) | Semiconductor structure including transistor having gate electrode region in substrate and method of forming the same | |
US6888176B1 (en) | Thyrister semiconductor device | |
WO2008024655A2 (en) | Complementary silicon-on- insulator (sod junction field effect transistor and method of manufacturing | |
KR100679203B1 (en) | Semiconductor device, method of manufacture thereof, and information processing device | |
US6949454B2 (en) | Guard ring structure for a Schottky diode | |
US6207482B1 (en) | Integration method for deep sub-micron dual gate transistor design | |
US7279367B1 (en) | Method of manufacturing a thyristor semiconductor device | |
US6933564B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780021856.5 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07812096 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2652889 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009515588 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10618/DELNP/2008 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020097000523 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007812096 Country of ref document: EP |