WO2007137094A2 - A multi-mode vco for direct fm systems - Google Patents
A multi-mode vco for direct fm systems Download PDFInfo
- Publication number
- WO2007137094A2 WO2007137094A2 PCT/US2007/069079 US2007069079W WO2007137094A2 WO 2007137094 A2 WO2007137094 A2 WO 2007137094A2 US 2007069079 W US2007069079 W US 2007069079W WO 2007137094 A2 WO2007137094 A2 WO 2007137094A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- mode
- phase
- input port
- controlled oscillator
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1206—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification
- H03B5/1212—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair
- H03B5/1215—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair the current source or degeneration circuit being in common to both transistors of the pair, e.g. a cross-coupled long-tailed pair
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1228—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device the amplifier comprising one or more field effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
- H03B5/1243—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising voltage variable capacitance diodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
- H03B5/1246—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising transistors used to provide a variable capacitance
- H03B5/1253—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising transistors used to provide a variable capacitance the transistors being field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0958—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation by varying the characteristics of the voltage controlled oscillator
Definitions
- the present invention relates generally to phase/frequency modulators, and more particularly, to a multi-mode architecture for direct phase/frequency modulation of a phase-locked loop.
- Phase modulation schemes are very effective and are therefore widely used in communication systems.
- a simple example of a phase modulation scheme is quaternary phase shift keying (QPSK).
- Figure 1 shows a constellation diagram that illustrates how QPSK maps two-bit digital data to one of four phase offsets.
- Figure 2 shows a typical QPSK (or in-phase (I)/quadrature (Q)) modulator used to generate a phase-modulated signal.
- This technique relies on orthogonal signal vectors to realize the phase offsets - an inherently linear technique, since it depends solely on the matching of these orthogonal signals.
- the I/Q modulator provides a straightforward approach to generating phase-modulated signals that is also suitable for more complex schemes such as wideband Code-Division Multiple Access (CDMA) and Orthogonal Frequency Division Multiplexing (OFDM) systems. It is also possible to generate the phase- modulated signals using a phase-locked loop (PLL). This approach offers reduced circuitry and lower power consumption and, as a result, finds widespread use in narrowband systems. Unfortunately, the flexibility of the voltage-controlled oscillator (VCO) within the PLL architecture is limited. This is a severe disadvantage in multi- mode systems. It would therefore be advantageous to have a flexible, multi-mode VCO for use by a phase modulator.
- VCO voltage-controlled oscillator
- Embodiments of the inventive system include circuitry for direct modulation of a multi-mode voltage-controlled oscillator (VCO) used in a phase-locked loop (PLL) to synthesize a radio frequency carrier signal.
- VCO voltage-controlled oscillator
- PLL phase-locked loop
- the present invention is directed to a phase-locked loop module which includes a multi-mode voltage-controlled oscillator for generating an output signal of a frequency determined at least in part by a control voltage.
- the multi-mode voltage-controlled oscillator is characterized by a first frequency gain during operation in a first mode and a second frequency gain during operation in a second mode.
- the phase-locked loop module also includes divider circuit for dividing the output signal to produce a frequency-divided signal.
- a phase/frequency detector is disposed to compare phases between an input reference signal and the frequency-divided signal and to produce at least one phase error signal.
- a charge pump circuit produces a charge pump signal in response to the at least one phase error signal.
- a loop filter produces the control voltage in response to the charge pump signal.
- the invention in another aspect relates to a multi-mode voltage- controlled oscillator including a first input port, a second input port and an LC tank circuit.
- the LC tank circuit is configured to operate in accordance with a first frequency gain in response to a first signal received at the first input port and in accordance with a second frequency gain in response to a second signal received at the second input port.
- the present invention also pertains to a multi-mode modulation apparatus comprising a phase-locked loop and a switching network.
- the phase- locked loop includes a multi-mode voltage-controlled oscillator configured to realize a first frequency gain in response to a first control signal and a second frequency gain in response to a second control signal.
- the switching network is disposed to generate the first control signal during operation in a first mode and the second control signal during operation in a second mode.
- Figure 1 shows a constellation diagram that illustrates how quaternary phase shift keying (QPSK) maps two-bit digital data to one of four offsets;
- QPSK quaternary phase shift keying
- Figure 2 shows a diagram of a typical I/Q modulator
- Figure 3 shows a phase-locked loop (PLL) that is used to synthesize a radio frequency carrier signal
- Figure 4 shows a mathematical model of the PLL shown in Figure 3;
- Figure 5 shows an integration filter
- Figure 6 shows one embodiment of a fractional-N PLL using a D D modulator
- Figure 7 illustrates one embodiment of a fractional-N PLL that supports direct frequency or phase modulation
- Figure 8 shows a graph of the phase noise spectrum produced by a fractional-N PLL supporting direct modulation
- Figure 9 shows a graph that illustrates the relationship between PLL bandwidth and modulation accuracy of a fractional-N PLL supporting direct modulation
- Figure 10a shows a detailed view of a voltage-controlled oscillator
- Figure 10b shows one embodiment of a VCO tank circuit that includes an auxiliary port to support linear phase/frequency modulation
- Figure 11 shows the capacitance-voltage relationship for an accumulation-mode MOSFET device
- Figure 12 shows the linear capacitance- voltage response from back to back MOSFET devices
- Figure 13 shows one embodiment of a VCO tank circuit that includes two auxiliary ports to support direct phase/frequency modulation
- Figure 14 shows one embodiment of a multi-mode phase/frequency modulator.
- FIG. 3 is a phase-locked loop (PLL) 305.
- the PLL 305 includes a voltage-controlled oscillator (VCO) 310, a feedback counter 320, a phase/frequency detector (P/FD) 330, a charge pump (CP) 340, and an integration filter (LPF) 350. Elements of the PLL 305 of Figure 3 are described by the mathematical model shown in Figure 4.
- VCO voltage-controlled oscillator
- P/FD phase/frequency detector
- CP charge pump
- LPF integration filter
- the PLL 305 uses feedback to minimize the phase difference between a very accurate reference signal and its output (RF) signal. As such, it produces an output signal at a frequency given by
- the VCO 310 produces an output signal at a frequency set by the control voltage v ctr ⁇ according to , where ⁇ 0 is the free-running frequency of the VCO 310 and K vco is the gain of the VCO 310.
- the gain K vco describes the relationship between the excess phase of the carrier ⁇ out and the control voltage v ctr ⁇ with
- the VCO 310 drives the feedback counter 320, which simply divides the output phase ⁇ out by N.
- the output signal icp can therefore be expressed as
- FIG. 5 depicts an implementation of the integration filter 350.
- the integration filter 350 includes a resistor R ⁇ 510 and capacitors C ⁇ 520 and C 2 530. As shown, the integration filter 350 transforms the output signal icp to the control voltage v ctr ⁇ as follows
- T(s) describes the response of the PLL 305 to the low-noise reference signal.
- the value N of the feedback counter 320 sets the output frequency of the PLL 305. Its digital structure restricts N to integer numbers. As a result, the frequency resolution (or frequency step size) of the integer-N PLL 305 is nominally set by f REf . Fortunately, it is possible to dramatically decrease the effective frequency step by manipulating the value of N to yield a non-integer average value. This is the concept of a fractional-N PLL described with respect to Figures 6, 7 and 14.
- Figure 6 is a fractional-N PLL 605 that uses a ⁇ modulator 660 to develop non-integer values of N.
- the ⁇ modulator 660 advantageously pushes spurious energy (created by the changing values of the feedback counter 620) to higher frequencies to be more effectively attenuated by the integration filter 650. It can be shown that the effective value of TV is simply the average value described by
- N[x] is the sequence of values of the feedback counter 620. This expands to
- N[x] N 1111 + n[x] , where N 1n , is the integer part and n[x] is the fractional part of N[x].
- the ⁇ modulator 660 generates the sequence n[x], that satisfies
- k is the input to the ⁇ modulator 660 with resolution M.
- the order of the ⁇ modulator 660 dictates the range of n[x].
- the ⁇ modulator 660 introduces quantization noise that appears at the output of the PLL 605 along with other noise sources. These noise sources all map differently to the output of the PLL 605, depending on the associated transfer function. Noise applied with the reference signal is affected by the transfer function described earlier. This transfer function is represented by
- the noise at the output of the feedback counter 620 is dominated by the ⁇ modulator 660. It creates a pseudo-random sequence n[x] possessing a quantization error approximately equal to ⁇ 1/2 Nor
- This quantization noise is advantageously shaped by an X th order ⁇ modulator 660 according to
- the feedback counter 620 acts as a digital accumulator and reduces the effects of the ⁇ modulator 660. That is, the output phase from the feedback counter 620 depends on its previous output phase.
- the transfer function for the feedback counter 620 is therefore
- Figure 7 shows a fractional-N PLL 705 supporting direct VCO modulation.
- the system of Figure 7 directly modulates the VCO 710 and thereby controls the frequency of the VCO 710 .
- the modulation signal PM(t) must therefore be differentiated (e.g., via a differentiator device 770) with
- the feedback of the PLL 705 naturally resists the direct phase/frequency modulation of the VCO 710.
- the FM signal is also applied to the feedback counter 720 through the ⁇ modulator 760. This ideally subtracts the frequency modulation applied at the VCO 710 so that the output of the counter 720 represents only the RF carrier frequency.
- J VCO " ⁇ VCO V ctrl " * " ⁇ FM V FM ⁇ >
- v clr ⁇ is the error signal produced by the phase/frequency detector 730
- V FM is the FM signal applied to the VCO 710
- K FM is the gain of the VCO 710 associated with the FM signal. Consequently, the error signal v cfr/ compensates for any VCO 710 gain errors within the bandwidth of the integration filter 750.
- VCO gain K FM the gain K FM of the VCO 710
- EVM error vector magnitude
- Calibration is required to accurately set the VCO gain K FM - This can be accomplished by scaling the FM signal (e.g., by a in Figure 7) to compensate for variations in the VCO gain K FM and thereby stabilizing the K F MV FM product.
- the VCO gain K FM should be set low to minimize the added noise from the FM signal. This is because the VCO gain K FM amplifies the added noise (due to circuit and quantization effects) associated with the FM signal. In practice, the VCO gain K FM cannot be set too low as there are linearity issues as well as FM signal amplitude limits.
- the K fM V fM product sets the range of the frequency modulation. That is, the maximum frequency deviation ⁇ f max is simply
- max(vpM) represents the peak or amplitude of the FM signal.
- the required Af max for reasonable performance is about four to five times the system's symbol rate.
- the multi-mode VCO 710 provides selectable gains K PM to optimally accommodate the different frequency modulation ranges Af max . This advantageously allows the amplitude of the FM signal to remain close to its maximum limit, which minimizes added noise.
- VCO 710 A detailed view of the VCO 710 is shown in Figure 10a.
- the equivalent capacitance C eq may also include coarse-tuning capacitors (not shown) to subdivide the tuning range.
- the varactor C 2 (shown as C 2a and C 2b ) allows the VCO 710, by way of the control signal v ctr ⁇ , to be tuned to different radio frequencies.
- the LC tank circuit shown in Figure 10b includes an auxiliary port to support linear phase/frequency modulation.
- the LC tank circuit uses the capacitance of accumulation-mode MOSFET devices N3 and N4 to achieve linear behavior even though these devices display an abrupt response.
- the accumulation-mode MOSFET devices present a low capacitance C mm at applied gate-to-bulk voltages V GB below the threshold voltage V 1 while they display a high capacitance C max at applied voltages above F 7 -.
- Capacitors C4a and C4b block the dc level present at the output of the VCO 710.
- Resistors Zl - Z2 provide some isolation between the gates of MOSFET devices N3 and N4.
- N4 depends on the VCO's 710 output signal Asin ⁇ t, the FM signal v fu , and the common-mode voltage v cm that exists at the connection of the back-to-back devices.
- the symmetric structure of the VCO 710 means that signals VLO+ and VLO- Vl and V2 are differential with
- the two MOSFET devices N 3 and N 4 connect back-to-back in the VCO 710, so their individual capacitances behave oppositely.
- the modulation signal v FM affects the MOSFET devices ⁇ 3 and N4 as follows.
- the devices nominally present a capacitance equal to min max
- both MOSFET devices iV 3 and N ⁇ reach their maximum capacitance values C max , so that for a period of time of approximately
- Figure 13 depicts two auxiliary ports (VFMl and VFM2) in the VCO
- the additional auxiliary port is formed by simply adding another branch of accumulation-mode MOSFET devices N5 and N6 to the resonant tank of the VCO 710.
- the multi-mode VCO 1410 enables direct VCO modulation architecture to meet stringent phase noise and modulation accuracy requirements in vastly different modes.
Abstract
Systems for multi-mode phase modulation are disclosed. Systems provide for direct modulation of a multi-mode voltage controlled oscillator (VCO). A fractional-N counter may be used in a phase-locked loop (PLL) to synthesize a radio frequency carrier signal. The multi-mode VCO may be characterized by a first frequency gain during operation in a first mode and by a second frequency gain during operation in a second mode where signals controlling the first and second operating modes are provided by a control circuit. The control circuit may include a switch to provide control signals to the VCO.
Description
A MULTI-MODE VCO FOR DIRECT FM SYSTEMS
CROSS REFERENCE TO RELATED APPLICATIONS
[0001] This application claims priority under 35 U. S. C. §119(e) of co-pending
U.S. Provisional Patent Application Serial No. 60/800,970, entitled A MULTI-MODE Vco FOR DIRECT FM SYSTEMS, filed on May 16, 2006.
[0002] This application is also related to U. S. Patent Application entitled
"DIRECT SYNTHESIS TRANSMITTER" Serial Number 10/265,215, U.S. Patent Application entitled "HIGHLY LINEAR PHASE MODULATION" Serial Number 10/420,952, and U.S. Provisional Patent Application entitled "LINEAR, WIDEBAND PHASE MODULATION SYSTEM" Serial Number 60/658,898, the disclosures of which are incorporated herein by reference for all purposes.
FIELD OF THE INVENTION
[0003] The present invention relates generally to phase/frequency modulators, and more particularly, to a multi-mode architecture for direct phase/frequency modulation of a phase-locked loop.
BACKGROUND OF THE INVENTION
[0004] Phase modulation schemes are very effective and are therefore widely used in communication systems. A simple example of a phase modulation scheme is quaternary phase shift keying (QPSK). Figure 1 shows a constellation diagram that illustrates how QPSK maps two-bit digital data to one of four phase offsets. Figure 2 shows a typical QPSK (or in-phase (I)/quadrature (Q)) modulator used to generate a phase-modulated signal. This technique relies on orthogonal signal vectors to realize the phase offsets - an inherently linear technique, since it depends solely on the matching of these orthogonal signals.
[0005] The I/Q modulator provides a straightforward approach to generating phase-modulated signals that is also suitable for more complex schemes such as wideband Code-Division Multiple Access (CDMA) and Orthogonal Frequency Division Multiplexing (OFDM) systems. It is also possible to generate the phase-
modulated signals using a phase-locked loop (PLL). This approach offers reduced circuitry and lower power consumption and, as a result, finds widespread use in narrowband systems. Unfortunately, the flexibility of the voltage-controlled oscillator (VCO) within the PLL architecture is limited. This is a severe disadvantage in multi- mode systems. It would therefore be advantageous to have a flexible, multi-mode VCO for use by a phase modulator.
SUMMARY OF THE INVENTION
[0006] A very efficient system for multi-mode phase modulation is provided.
Embodiments of the inventive system include circuitry for direct modulation of a multi-mode voltage-controlled oscillator (VCO) used in a phase-locked loop (PLL) to synthesize a radio frequency carrier signal.
[0007] In one aspect the present invention is directed to a phase-locked loop module which includes a multi-mode voltage-controlled oscillator for generating an output signal of a frequency determined at least in part by a control voltage. The multi-mode voltage-controlled oscillator is characterized by a first frequency gain during operation in a first mode and a second frequency gain during operation in a second mode. The phase-locked loop module also includes divider circuit for dividing the output signal to produce a frequency-divided signal. A phase/frequency detector is disposed to compare phases between an input reference signal and the frequency-divided signal and to produce at least one phase error signal. A charge pump circuit produces a charge pump signal in response to the at least one phase error signal. A loop filter produces the control voltage in response to the charge pump signal.
[0008] In another aspect the invention relates to a multi-mode voltage- controlled oscillator including a first input port, a second input port and an LC tank circuit. The LC tank circuit is configured to operate in accordance with a first frequency gain in response to a first signal received at the first input port and in accordance with a second frequency gain in response to a second signal received at the second input port.
[0009] The present invention also pertains to a multi-mode modulation apparatus comprising a phase-locked loop and a switching network. The phase- locked loop includes a multi-mode voltage-controlled oscillator configured to realize
a first frequency gain in response to a first control signal and a second frequency gain in response to a second control signal. The switching network is disposed to generate the first control signal during operation in a first mode and the second control signal during operation in a second mode.
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] The foregoing aspects and the attendant advantages of the embodiments described herein will become more readily apparent by reference to the following detailed description when taken in conjunction with the accompanying drawings wherein:
[001 1] Figure 1 shows a constellation diagram that illustrates how quaternary phase shift keying (QPSK) maps two-bit digital data to one of four offsets;
[0012] Figure 2 shows a diagram of a typical I/Q modulator;
[0013] Figure 3 shows a phase-locked loop (PLL) that is used to synthesize a radio frequency carrier signal;
[0014] Figure 4 shows a mathematical model of the PLL shown in Figure 3;
[0015] Figure 5 shows an integration filter;
[0016] Figure 6 shows one embodiment of a fractional-N PLL using a D D modulator;
[0017] Figure 7 illustrates one embodiment of a fractional-N PLL that supports direct frequency or phase modulation;
[0018] Figure 8 shows a graph of the phase noise spectrum produced by a fractional-N PLL supporting direct modulation;
[0019] Figure 9 shows a graph that illustrates the relationship between PLL bandwidth and modulation accuracy of a fractional-N PLL supporting direct modulation;
[0020] Figure 10a shows a detailed view of a voltage-controlled oscillator
(VCO);
[0021] Figure 10b shows one embodiment of a VCO tank circuit that includes an auxiliary port to support linear phase/frequency modulation;
[0022] Figure 11 shows the capacitance-voltage relationship for an accumulation-mode MOSFET device;
[0023] Figure 12 shows the linear capacitance- voltage response from back to back MOSFET devices;
[0024] Figure 13 shows one embodiment of a VCO tank circuit that includes two auxiliary ports to support direct phase/frequency modulation; and
[0025] Figure 14 shows one embodiment of a multi-mode phase/frequency modulator.
DETAILED DESCRIPTION
[0026] Figure 3 is a phase-locked loop (PLL) 305. The PLL 305 includes a voltage-controlled oscillator (VCO) 310, a feedback counter 320, a phase/frequency detector (P/FD) 330, a charge pump (CP) 340, and an integration filter (LPF) 350. Elements of the PLL 305 of Figure 3 are described by the mathematical model shown in Figure 4.
[0027] The PLL 305 uses feedback to minimize the phase difference between a very accurate reference signal and its output (RF) signal. As such, it produces an output signal at a frequency given by
J VCO ~ ^J RHF ' where fvc0 is the frequency of the VCO 310 output signal, N is the value of the feedback counter 320, and /REF is the frequency of the reference signal. [0028] The VCO 310 produces an output signal at a frequency set by the control voltage vctrι according to ,
where ω0 is the free-running frequency of the VCO 310 and Kvco is the gain of the VCO 310. The gain Kvco describes the relationship between the excess phase of the carrier Φout and the control voltage vctrι with
vctrl (s) s where Kvco is in rads/V. The VCO 310 drives the feedback counter 320, which simply divides the output phase Φout by N.
[0029] When the PLL 305 is locked, the phase detector 330 and charge pump
340 generate an output signal icp that is proportional to the phase difference Δθ between the two signals applied to the phase detector 330. The output signal icp can therefore be expressed as
/ (s) - K AΘ(S)
In where Kpd is in A/radians and Δ#is in radians.
[0030] Attention is now drawn to Figure 5, which depicts an implementation of the integration filter 350. The integration filter 350 includes a resistor R\ 510 and
capacitors C\ 520 and C2 530. As shown, the integration filter 350 transforms the output signal icp to the control voltage vctrι as follows
where a zero (e.g., at l/i?iCi) has been added to stabilize the second order system and the capacitor C2 530 has been included to reduce any ripple on the control voltage vcrti. Combining the above relationships yields the composite open-loop transfer function
which includes two poles at the origin (due to the VCO 310 and the integration filter 350). The closed-loop response of the system is
' which includes the stabilizing zero and two complex poles. The equation T(s) describes the response of the PLL 305 to the low-noise reference signal.
[0031] The value N of the feedback counter 320 sets the output frequency of the PLL 305. Its digital structure restricts N to integer numbers. As a result, the frequency resolution (or frequency step size) of the integer-N PLL 305 is nominally set by f REf. Fortunately, it is possible to dramatically decrease the effective frequency step by manipulating the value of N to yield a non-integer average value. This is the concept of a fractional-N PLL described with respect to Figures 6, 7 and 14.
[0032] Figure 6 is a fractional-N PLL 605 that uses a ΔΣ modulator 660 to develop non-integer values of N. The ΔΣ modulator 660 advantageously pushes spurious energy (created by the changing values of the feedback counter 620) to higher frequencies to be more effectively attenuated by the integration filter 650. It can be shown that the effective value of TV is simply the average value described by
N = ^ ,
P
where N[x] is the sequence of values of the feedback counter 620. This expands to
N[x] = N1111 + n[x] ,
where N1n, is the integer part and n[x] is the fractional part of N[x]. The ΔΣ modulator 660 generates the sequence n[x], that satisfies
where k is the input to the ΔΣ modulator 660 with resolution M. In practice, the order of the ΔΣ modulator 660 dictates the range of n[x].
[0033] The ΔΣ modulator 660 introduces quantization noise that appears at the output of the PLL 605 along with other noise sources. These noise sources all map differently to the output of the PLL 605, depending on the associated transfer function. Noise applied with the reference signal is affected by the transfer function described earlier. This transfer function is represented by
T (s NK pυKvcυ (^1C1 + I)
1 S3NRxQC2 + S2N (C1 + C2 ) + KPDKvcυ (sRλQ + 1) ' which shows a low pass response. The above transfer function similarly shapes any noise at the output of the feedback counter 620. Noise generated by the VCO 610 is subject to a different transfer function
T {s S2N(SR1C1C2 + Q + C2)
S2NR1QC2 + s [N (C1 + C2 ) + KPDKVCORXQ ] + KPDKvcυ ' which shows a high pass response.
[0034] The noise at the output of the feedback counter 620 is dominated by the ΔΣ modulator 660. It creates a pseudo-random sequence n[x] possessing a quantization error approximately equal to ±1/2 Nor
Δ - l.
N
It follows that the quantization noise spectral density for this error, assuming a uniform distribution, is expressed by e 2 ( f) = J
6N2/βA, ' over the frequency range of dc to /^2. This quantization noise is advantageously shaped by an Xth order ΔΣ modulator 660 according to
DS(Z)
In the PLL 605, the feedback counter 620 acts as a digital accumulator and reduces the effects of the ΔΣ modulator 660. That is, the output phase from the feedback counter 620 depends on its previous output phase. The transfer function for the feedback counter 620 is therefore
P(z) = 2π ^11- ,
Combining these terms shows that the output noise of the feedback counter 620 is equal to
and appears at the output of the PLL 605 shaped by transfer function T\(s) presented above. Direct phase/frequency modulation further increases phase noise because an additional noise source is added to the system of Figure 6.
[0035] Figure 7 shows a fractional-N PLL 705 supporting direct VCO modulation. The system of Figure 7 directly modulates the VCO 710 and thereby controls the frequency of the VCO 710 . To realize phase modulation, the modulation signal PM(t) must therefore be differentiated (e.g., via a differentiator device 770) with
θ(t) = )f(t)dt ,
0 which shows that frequency integrates over time.
Any noise present at the frequency modulation (FM) port of the VCO 710 appears at the output of the PLL 705 (e.g., RF signal), modified by the following transfer function
Us)
As shown in chart 800 of Figure 8, any noise associated with an FM signal VFM adds to the system and increases the phase noise spectrum.
[0036] The feedback of the PLL 705 naturally resists the direct phase/frequency modulation of the VCO 710. To avoid this effect, the FM signal is also applied to the feedback counter 720 through the ΔΣ modulator 760. This ideally subtracts the frequency modulation applied at the VCO 710 so that the output of the counter 720 represents only the RF carrier frequency.
[0037] Direct VCO modulation requires near exact control of the frequency of the VCO 710. This is because frequency errors produce phase deviations that accumulate with time. Fortunately, the feedback of the PLL 705 helps to reduce any frequency error. This is because the output of the VCO 710 is driven by the feedback of the PLL 705 to exactly f VCO = NfREf +
> which is also essentially equal to
J VCO = "~VCOVctrl "*" ^FMVFM ■> where vclrι is the error signal produced by the phase/frequency detector 730, VFM is the FM signal applied to the VCO 710, and KFM is the gain of the VCO 710 associated with the FM signal. Consequently, the error signal vcfr/ compensates for any VCO 710 gain errors within the bandwidth of the integration filter 750.
[0038] Outside the bandwidth of the PLL 705, the effect of the feedback decreases. This makes setting the gain KFM of the VCO 710 ("VCO gain KFM") to its designed value critical. As illustrated by chart 900 of Figure 9, it also means a wider bandwidth can achieve better modulation accuracy. In the EDGE transmit system, the modulation accuracy (measured using error vector magnitude (EVM)) improves significantly as the bandwidth of the PLL 705 increases from 25k to 75kHz.
[0039] Calibration is required to accurately set the VCO gain KFM- This can be accomplished by scaling the FM signal (e.g., by a in Figure 7) to compensate for variations in the VCO gain KFM and thereby stabilizing the KFMVFM product. Ideally, the VCO gain KFM should be set low to minimize the added noise from the FM signal. This is because the VCO gain KFM amplifies the added noise (due to circuit and quantization effects) associated with the FM signal. In practice, the VCO gain KFM
cannot be set too low as there are linearity issues as well as FM signal amplitude limits.
[0040] The KfMVfM product sets the range of the frequency modulation. That is, the maximum frequency deviation Δfmax is simply
where max(vpM) represents the peak or amplitude of the FM signal. In general, the required Afmax for reasonable performance is about four to five times the system's symbol rate.
[0041] The design shown in Figure 7 of the direct VCO modulation system for multi-mode applications is complicated. It requires the ability to achieve different Δfmax ranges and as such different KfMVfM products. In practice, the VCO gain KfM must be set for the largest required Afmax since the FM signal amplitude is limited. This means any different KpyvpM products are achieved by changing α and thereby scaling the FM signal. Unfortunately, scaling (e.g., reducing) the amplitude of the FM signal may increase the added noise in the system of Figure 7. This can be unacceptable when the symbol rate and Δfmax change dramatically. For example, the symbol rate for GSM/EDGE is 270ksps while it is 3.84Msps, or about 14 times larger, for WCDMA.
[0042] The multi-mode VCO 710 provides selectable gains KPM to optimally accommodate the different frequency modulation ranges Afmax. This advantageously allows the amplitude of the FM signal to remain close to its maximum limit, which minimizes added noise.
[0043] A detailed view of the VCO 710 is shown in Figure 10a. The VCO
710 oscillates at a frequency
which is set by the resonance of the LC tank circuit shown in Figure 10a, where Ceq is the equivalent shunt capacitance (comprised of capacitor C\ and varactors C2a- C2b plus any parasitic capacitance). The equivalent capacitance Ceq may also include coarse-tuning capacitors (not shown) to subdivide the tuning range. The varactor C2 (shown as C2a and C2b) allows the VCO 710, by way of the control signal vctrι, to be tuned to different radio frequencies.
[0044] The LC tank circuit shown in Figure 10b includes an auxiliary port to support linear phase/frequency modulation. As illustrated in chart 1 100 of Figure 11, the LC tank circuit uses the capacitance of accumulation-mode MOSFET devices N3 and N4 to achieve linear behavior even though these devices display an abrupt response. The accumulation-mode MOSFET devices present a low capacitance Cmm at applied gate-to-bulk voltages VGB below the threshold voltage V1 while they display a high capacitance Cmax at applied voltages above F7-. Capacitors C4a and C4b block the dc level present at the output of the VCO 710. Resistors Zl - Z2 provide some isolation between the gates of MOSFET devices N3 and N4.
[0045] The gate-to-bulk voltage VGB applied to each MOSFET device N3-
N4 depends on the VCO's 710 output signal Asinωt, the FM signal vfu, and the common-mode voltage vcm that exists at the connection of the back-to-back devices. The symmetric structure of the VCO 710 means that signals VLO+ and VLO- Vl and V2 are differential with
V10+ = A sin ωt & VLO_ = -A sin ωt , where A is the peak signal of each sinusoidal output and is the oscillation frequency. It follows then that
VC3 = A sin ωt + vm - vcm & Vc3 = -A sin ωt + vm - vcm , which describe the gate-to-bulk voltages VGB applied to MOSFET devices N3 and N4. The two MOSFET devices N3 and N4 connect back-to-back in the VCO 710, so their individual capacitances behave oppositely.
[0046] The modulation signal vFM affects the MOSFET devices Ν3 and N4 as follows. The devices nominally present a capacitance equal to min max
Cm,d = CFM (V™ = θ) = ■
C mm +C max
As the FM signal VFM moves positive, both MOSFET devices iV3 and N^ reach their maximum capacitance values Cmax, so that for a period of time of approximately
t = — sin"1 1 — ω V A ) the structure in Figure 10b presents a capacitance equal to Cmaxl2. A similar response occurs as the FM signal moves negative, which results in the structure in Figure 10b presenting a capacitance equal to Cmιnl2. It is worth noting that the structure in Figure
10b linearizes the overall response of the accumulation-mode MOSFET devices JV3 and JV4 to yield the behavior shown in Figure 12.
[0047] Figure 13 depicts two auxiliary ports (VFMl and VFM2) in the VCO
710 that each support a different frequency modulation range Afmax. As shown in Figure 13, the additional auxiliary port is formed by simply adding another branch of accumulation-mode MOSFET devices N5 and N6 to the resonant tank of the VCO 710.
[0048] As illustrated in Figure 14, a simple switch network 1480 enables the
FM signal to drive the multi-mode VCO 1410. One or more filters 1490 may be included to smooth the FM signal after it is scaled by a, and to attenuate any alias signals. Each mode of the VCO 1410 requires calibration to operate accurately. Since the VCO gain Kp -M is constant in each of the modes, the calibration scales the FM signal by a, where different values for by a are applied for each mode. Ideally, the system illustrated in figure 14 produces similar FM signal amplitudes for the different modes, thus minimizing added noise. As a benefit of the present invention, the multi- mode VCO 1410 enables direct VCO modulation architecture to meet stringent phase noise and modulation accuracy requirements in vastly different modes.
[0049] Those skilled in the art can readily recognize that numerous variations and substitutions may be made in the invention, its use and its configuration to achieve substantially the same results as achieved by the embodiments described herein. Accordingly, there is no intention to limit the invention to the disclosed exemplary forms. Many variations, modifications and alternative constructions fall within the scope and spirit of the disclosed invention as expressed in the claims.
Claims
1. A phase-locked loop module, comprising: a multi-mode voltage-controlled oscillator for generating an output signal of a frequency determined at least in part by a control voltage, wherein the multi-mode voltage-controlled oscillator is characterized by a first frequency gain during operation in a first mode and a second frequency gain during operation in a second mode; a divider circuit for dividing the output signal to produce a frequency-divided signal; a phase/frequency detector disposed to compare phases between an input reference signal and the frequency-divided signal and to produce at least one phase error signal; a charge pump circuit for producing a charge pump signal in response to the at least one phase error signal; and a loop filter which produces the control voltage in response to the charge pump signal.
2. The phase-locked loop module of claim 1, further including a switching network operative to send a first signal to a first input port of the multi-mode voltage- controlled oscillator during operation in the first mode and a second signal to a second input port of the multi-mode voltage-controlled oscillator during operation in the second mode.
3. The phase-locked loop module of claim 2, further including a differentiator device operative to apply a third signal to the divider circuit to counter the effect of the first signal and the second signal on the output signal of the multi-mode voltage- controlled oscillator.
4. The phase-locked loop module of claim 2, further including a differentiator device operative to produce the first signal and the second signal.
5. The phase-locked loop module of claim 4, wherein the differentiator device includes a gain multiplier that scales the first signal by a first value during operation in the first mode and the second signal by a second value during operation in the second mode.
6. A multi-mode voltage-controlled oscillator comprising: a first input port; a second input port; and a LC tank circuit, wherein the LC tank circuit is configured to operate in accordance with a first frequency gain in response to a first signal received at the first input port and in accordance with a second frequency gain in response to a second signal received at the second input port.
7. The multi-mode voltage-controlled oscillator of claim 6, wherein the LC tank circuit includes a first network connected to the first input port, wherein the first network includes a first plurality of elements selected to achieve the first frequency gain.
8. The multi-mode voltage-controlled oscillator of claim 7, wherein the LC tank circuit includes a second network connected to the second input port, wherein the second network includes a second plurality of elements selected to achieve the second frequency gain.
9. The multi-mode voltage-controlled oscillator of claim 8, wherein the multi- mode voltage-controlled oscillator is coupled to a differentiator device operative to produce the first signal and the second signal.
10. The multi-mode voltage-controlled oscillator of claim 9, wherein the differentiator device includes a multiplier that scales the first signal by a first value during operation in the first mode and the second signal by a second value during operation in the second mode.
11. A multi-mode modulation apparatus comprising: a phase-locked loop including a multi-mode voltage-controlled oscillator configured to realize a first frequency gain in response to a first control signal and a second frequency gain in response to a second control signal; and a switching network disposed to generate the first control signal during operation in a first mode and the second control signal during operation in a second mode.
12. The apparatus of claim 11 wherein the multi-mode voltage-controlled oscillator includes an LC tank circuit having a first input port and a second input port, the LC tank circuit being configured to operate in accordance with the first frequency gain in response to the first control signal received at the first input port and in accordance with the second frequency gain in response to the second control signal received at the second input port.
13. The apparatus of claim 12, wherein the LC tank circuit includes a first network connected to the first input port, wherein the first network includes a first plurality of elements selected to achieve the first frequency gain.
14. The apparatus of claim 13, wherein the LC tank circuit includes a second network connected to the second input port, wherein the second network includes a second plurality of elements selected to achieve the second frequency gain.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US80097006P | 2006-05-16 | 2006-05-16 | |
US60/800,970 | 2006-05-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007137094A2 true WO2007137094A2 (en) | 2007-11-29 |
WO2007137094A3 WO2007137094A3 (en) | 2008-04-10 |
Family
ID=38724002
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/069079 WO2007137094A2 (en) | 2006-05-16 | 2007-05-16 | A multi-mode vco for direct fm systems |
Country Status (3)
Country | Link |
---|---|
US (1) | US7974374B2 (en) |
CN (1) | CN101496285A (en) |
WO (1) | WO2007137094A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4064568A1 (en) * | 2021-03-23 | 2022-09-28 | Nxp B.V. | Type-i plls for phase-controlled applications |
US11545982B2 (en) | 2021-03-23 | 2023-01-03 | Nxp B.V. | Type-I PLLs for phase-controlled applications |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008107736A1 (en) * | 2007-03-02 | 2008-09-12 | Freescale Semiconductor, Inc. | Wireless communication unit, integrated circuit comprising a voltage controlled oscillator and method of operation therefor |
US8427243B2 (en) * | 2011-02-17 | 2013-04-23 | Mediatek Inc. | Signal generating circuit and signal generating method |
CN102299683B (en) * | 2011-08-30 | 2013-06-12 | 江苏物联网研究发展中心 | Unipolar sinusoidal modulation wave generating circuit |
CN102624385B (en) * | 2012-04-13 | 2015-01-07 | 复旦大学 | Voltage-controlled oscillator with constant K (vco) (conversion gain from voltage to frequency) |
CN105763263B (en) * | 2016-04-28 | 2018-02-06 | 广东美的厨房电器制造有限公司 | A kind of signal control circuit and method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5625325A (en) * | 1995-12-22 | 1997-04-29 | Microtune, Inc. | System and method for phase lock loop gain stabilization |
US20020135428A1 (en) * | 2001-03-20 | 2002-09-26 | Broadcom Corporation | Apparatus and method for phase lock loop gain control using unit current sources |
US20060003720A1 (en) * | 2004-02-20 | 2006-01-05 | Lee Kang Y | System and method for tuning a frequency generator using an LC oscillator |
Family Cites Families (109)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263560A (en) | 1974-06-06 | 1981-04-21 | The United States Of America As Represented By The Secretary Of The Navy | Log-exponential AGC circuit |
US4430627A (en) | 1978-12-05 | 1984-02-07 | Kenji Machida | Amplitude controlled sine wave oscillator |
US4769588A (en) | 1987-09-04 | 1988-09-06 | Digital Equipment Corporation | Apparatus and method for providing a current exponentially proportional to voltage and directly proportional to temperature |
JP2603968B2 (en) | 1987-10-12 | 1997-04-23 | 株式会社東芝 | Linear differential amplifier circuit |
US4816772A (en) | 1988-03-09 | 1989-03-28 | Rockwell International Corporation | Wide range linear automatic gain control amplifier |
US4926135A (en) | 1988-06-08 | 1990-05-15 | U.S. Philips Corporation | Balanced integrator-filter arrangement |
JPH0666614B2 (en) | 1988-11-18 | 1994-08-24 | 三洋電機株式会社 | Gain control amplifier circuit |
US4965531A (en) | 1989-11-22 | 1990-10-23 | Carleton University | Frequency synthesizers having dividing ratio controlled by sigma-delta modulator |
US5015968A (en) | 1990-07-27 | 1991-05-14 | Pacific Monolithics | Feedback cascode amplifier |
GB2256550B (en) | 1991-06-04 | 1995-08-02 | Silicon Systems Inc | Differential pair based transconductance element with improved linearity and signal to noise ratio |
US5331292A (en) | 1992-07-16 | 1994-07-19 | National Semiconductor Corporation | Autoranging phase-lock-loop circuit |
JP3315748B2 (en) | 1993-02-19 | 2002-08-19 | 三菱電機株式会社 | Amplifier circuit |
US5491450A (en) | 1993-06-01 | 1996-02-13 | Martin Marietta Corporation | Low power consumption process-insensitive feedback amplifier |
EP0647032A3 (en) | 1993-10-05 | 1995-07-26 | Ibm | Charge pump circuit with symmetrical current output for phase-controlled loop system. |
US5548594A (en) | 1993-12-28 | 1996-08-20 | Nec Corporation | Compact AGC circuit with stable characteristics |
KR0123849B1 (en) | 1994-04-08 | 1997-11-25 | 문정환 | Internal voltage generator of semiconductor device |
US5631587A (en) | 1994-05-03 | 1997-05-20 | Pericom Semiconductor Corporation | Frequency synthesizer with adaptive loop bandwidth |
US5581216A (en) | 1995-01-24 | 1996-12-03 | Ic Works, Inc. | Low jitter voltage controlled oscillator (VCO) circuit |
US5939922A (en) | 1995-09-13 | 1999-08-17 | Kabushiki Kaisha Toshiba | Input circuit device with low power consumption |
US6018651A (en) | 1995-11-29 | 2000-01-25 | Motorola, Inc. | Radio subscriber unit having a switched antenna diversity apparatus and method therefor |
US5739730A (en) | 1995-12-22 | 1998-04-14 | Microtune, Inc. | Voltage controlled oscillator band switching technique |
US5648744A (en) | 1995-12-22 | 1997-07-15 | Microtune, Inc. | System and method for voltage controlled oscillator automatic band selection |
US5677646A (en) | 1995-12-27 | 1997-10-14 | Maxim Integrated Products, Inc. | Differential pair amplifier with improved linearity in low-voltage applications |
JP3274055B2 (en) | 1996-01-29 | 2002-04-15 | 沖電気工業株式会社 | Receiver saturation prevention circuit based on spread spectrum method. |
JP3468964B2 (en) | 1996-01-29 | 2003-11-25 | 富士通株式会社 | PLL frequency synthesizer circuit, comparison frequency divider, and swallow counter |
JP3260615B2 (en) | 1996-02-08 | 2002-02-25 | 株式会社東芝 | Voltage controlled oscillator |
US5880631A (en) | 1996-02-28 | 1999-03-09 | Qualcomm Incorporated | High dynamic range variable gain amplifier |
JP3653892B2 (en) | 1996-11-21 | 2005-06-02 | 富士通株式会社 | Fractional N frequency synthesizer |
JP3413060B2 (en) | 1997-05-13 | 2003-06-03 | 松下電器産業株式会社 | Direct conversion receiver |
JP4015232B2 (en) | 1997-07-25 | 2007-11-28 | 富士通株式会社 | Prescaler, frequency divider and PLL circuit |
US5834987A (en) | 1997-07-30 | 1998-11-10 | Ercisson Inc. | Frequency synthesizer systems and methods for three-point modulation with a DC response |
US6044124A (en) | 1997-08-22 | 2000-03-28 | Silicon Systems Design Ltd. | Delta sigma PLL with low jitter |
US5945855A (en) | 1997-08-29 | 1999-08-31 | Adaptec, Inc. | High speed phase lock loop having high precision charge pump with error cancellation |
US6057739A (en) | 1997-09-26 | 2000-05-02 | Advanced Micro Devices, Inc. | Phase-locked loop with variable parameters |
US5949286A (en) | 1997-09-26 | 1999-09-07 | Ericsson Inc. | Linear high frequency variable gain amplifier |
US6100767A (en) | 1997-09-29 | 2000-08-08 | Sanyo Electric Co., Ltd. | Phase-locked loop with improved trade-off between lock-up time and power dissipation |
US6060935A (en) | 1997-10-10 | 2000-05-09 | Lucent Technologies Inc. | Continuous time capacitor-tuner integrator |
US5942949A (en) | 1997-10-14 | 1999-08-24 | Lucent Technologies Inc. | Self-calibrating phase-lock loop with auto-trim operations for selecting an appropriate oscillator operating curve |
US5990740A (en) | 1997-12-02 | 1999-11-23 | Nokia Mobile Phones | Differential amplifier with adjustable linearity |
DE19800206A1 (en) | 1998-01-07 | 1999-07-15 | Philips Patentverwaltung | Integrator filter circuit |
US6751272B1 (en) | 1998-02-11 | 2004-06-15 | 3Com Corporation | Dynamic adjustment to preserve signal-to-noise ratio in a quadrature detector system |
US6052035A (en) | 1998-03-19 | 2000-04-18 | Microchip Technology Incorporated | Oscillator with clock output inhibition control |
US6011437A (en) | 1998-05-04 | 2000-01-04 | Marvell Technology Group, Ltd. | High precision, high bandwidth variable gain amplifier and method |
US6173011B1 (en) | 1998-05-28 | 2001-01-09 | Glenayre Electronics, Inc. | Forward-backward channel interpolator |
US5999056A (en) | 1998-06-30 | 1999-12-07 | Philips Electronics North Amercia Corporation | Variable gain amplifier using impedance network |
US6091307A (en) | 1998-07-29 | 2000-07-18 | Lucent Techmologies Inc. | Rapid turn-on, controlled amplitude crystal oscillator |
GB9816531D0 (en) | 1998-07-29 | 1998-09-30 | Northern Telecom Ltd | A fully integrated long time constant integrator circuit |
US5994959A (en) | 1998-12-18 | 1999-11-30 | Maxim Integrated Products, Inc. | Linearized amplifier core |
US6204728B1 (en) | 1999-01-28 | 2001-03-20 | Maxim Integrated Products, Inc. | Radio frequency amplifier with reduced intermodulation distortion |
IT1309712B1 (en) | 1999-02-19 | 2002-01-30 | St Microelectronics Srl | HIGH-FREQUENCY VARIABLE GAIN MULTI-STAGE AMPLIFIER AND REDUCED PHASE VARIATIONS |
US6571083B1 (en) | 1999-05-05 | 2003-05-27 | Motorola, Inc. | Method and apparatus for automatic simulcast correction for a correlation detector |
US6211737B1 (en) | 1999-07-16 | 2001-04-03 | Philips Electronics North America Corporation | Variable gain amplifier with improved linearity |
JP4071395B2 (en) | 1999-07-22 | 2008-04-02 | 富士通株式会社 | Variable gain amplifier |
US6298093B1 (en) | 1999-08-05 | 2001-10-02 | Raytheon Company | Apparatus and method for phase and frequency digital modulation |
CA2281522C (en) | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
US6191956B1 (en) | 1999-09-24 | 2001-02-20 | Honeywell International Inc. | Circuit for generating high voltage to ignite oil or gas or operative neon tubes |
US6255889B1 (en) | 1999-11-09 | 2001-07-03 | Nokia Networks Oy | Mixer using four quadrant multiplier with reactive feedback elements |
KR100356022B1 (en) | 1999-11-23 | 2002-10-18 | 한국전자통신연구원 | CMOS variable gain amplifier and control method therefor |
US6288609B1 (en) | 2000-02-29 | 2001-09-11 | Motorola, Inc. | Gain controllable low noise amplifier with automatic linearity enhancement and method of doing same |
US6229374B1 (en) | 2000-03-23 | 2001-05-08 | International Business Machines Corporation | Variable gain amplifiers and methods having a logarithmic gain control function |
US6975687B2 (en) | 2000-06-16 | 2005-12-13 | Hughes Electronics Corporation | Linearized offset QPSK modulation utilizing a sigma-delta based frequency modulator |
US6580376B2 (en) | 2000-07-10 | 2003-06-17 | Silicon Laboratories, Inc. | Apparatus and method for decimating a digital input signal |
US6428344B1 (en) | 2000-07-31 | 2002-08-06 | Tensolite Company | Cable structure with improved termination connector |
US6404252B1 (en) | 2000-07-31 | 2002-06-11 | National Semiconductor Corporation | No standby current consuming start up circuit |
US6392487B1 (en) | 2000-08-02 | 2002-05-21 | Rf Micro Devices, Inc | Variable gain amplifier |
JP3748371B2 (en) | 2000-09-14 | 2006-02-22 | 株式会社東芝 | Exponential conversion circuit and variable gain circuit using the same |
US6370372B1 (en) | 2000-09-25 | 2002-04-09 | Conexant Systems, Inc. | Subharmonic mixer circuit and method |
JP3585822B2 (en) | 2000-09-28 | 2004-11-04 | 株式会社東芝 | Wireless communication device using variable gain amplifier |
US6560448B1 (en) | 2000-10-02 | 2003-05-06 | Intersil Americas Inc. | DC compensation system for a wireless communication device configured in a zero intermediate frequency architecture |
US6711391B1 (en) | 2000-10-10 | 2004-03-23 | Qualcomm, Incorporated | Gain linearizer for variable gain amplifiers |
KR100474371B1 (en) | 2000-10-31 | 2005-03-08 | 매그나칩 반도체 유한회사 | Linear gain control amplifier |
US6975686B1 (en) | 2000-10-31 | 2005-12-13 | Telefonaktiebolaget L.M. Ericsson | IQ modulation systems and methods that use separate phase and amplitude signal paths |
US6795843B1 (en) | 2000-11-08 | 2004-09-21 | Sequoia Communications | Low-distortion differential circuit |
US6583671B2 (en) | 2000-12-01 | 2003-06-24 | Sony Corporation | Stable AGC transimpedance amplifier with expanded dynamic range |
FI113112B (en) | 2000-12-22 | 2004-02-27 | Nokia Corp | Procedure for controlling oscillator |
US6763228B2 (en) | 2001-01-02 | 2004-07-13 | Intersil Americas, Inc. | Precision automatic gain control circuit |
GB2374476B (en) | 2001-04-12 | 2003-05-21 | Mitel Semiconductor Ltd | A polar loop transmitter |
US6801089B2 (en) | 2001-05-04 | 2004-10-05 | Sequoia Communications | Continuous variable-gain low-noise amplifier |
US6664865B2 (en) | 2001-05-11 | 2003-12-16 | Sequoia Communications | Amplitude-adjustable oscillator |
US7088979B1 (en) | 2001-06-13 | 2006-08-08 | Lsi Logic Corporation | Triple conversion RF tuner with synchronous local oscillators |
US6559717B1 (en) | 2001-06-13 | 2003-05-06 | Lsi Logic Corporation | Method and/or architecture for implementing a variable gain amplifier control |
US6753738B1 (en) | 2001-06-25 | 2004-06-22 | Silicon Laboratories, Inc. | Impedance tuning circuit |
US6724235B2 (en) | 2001-07-23 | 2004-04-20 | Sequoia Communications | BiCMOS variable-gain transconductance amplifier |
US7171170B2 (en) | 2001-07-23 | 2007-01-30 | Sequoia Communications | Envelope limiting for polar modulators |
GB2379104A (en) | 2001-08-21 | 2003-02-26 | Zarlink Semiconductor Ltd | Voltage controlled oscillators |
JP3808338B2 (en) | 2001-08-30 | 2006-08-09 | 株式会社ルネサステクノロジ | Phase synchronization circuit |
US6703887B2 (en) | 2001-08-31 | 2004-03-09 | Sequoia Communications | Long time-constant integrator |
US6798290B2 (en) | 2001-08-31 | 2004-09-28 | Sequoia Communications | Translinear variable gain amplifier |
US6781425B2 (en) | 2001-09-04 | 2004-08-24 | Atheros Communications, Inc. | Current-steering charge pump circuit and method of switching |
US6985703B2 (en) | 2001-10-04 | 2006-01-10 | Sequoia Corporation | Direct synthesis transmitter |
GB0127537D0 (en) | 2001-11-16 | 2002-01-09 | Hitachi Ltd | A communication semiconductor integrated circuit device and a wireless communication system |
KR100461969B1 (en) | 2001-12-13 | 2004-12-17 | 매그나칩 반도체 유한회사 | Exponential function generator implemented by CMOS process and variable gain amplifier using the same |
US7095819B2 (en) | 2001-12-26 | 2006-08-22 | Texas Instruments Incorporated | Direct modulation architecture for amplitude and phase modulated signals in multi-mode signal transmission |
US6734736B2 (en) | 2001-12-28 | 2004-05-11 | Texas Instruments Incorporated | Low power variable gain amplifier |
US6667668B1 (en) * | 2002-01-09 | 2003-12-23 | Cypress Semiconductor Corp. | System and method for controlling the frequency output from an oscillator using an in-phase voltage |
US6856205B1 (en) | 2002-04-17 | 2005-02-15 | Sequoia Communications | VCO with automatic calibration |
US6774740B1 (en) | 2002-04-19 | 2004-08-10 | Sequoia Communications Corp. | System for highly linear phase modulation |
US6710664B2 (en) | 2002-04-22 | 2004-03-23 | Rf Micro Devices, Inc. | Coarse tuning for fractional-N synthesizers |
US7536165B2 (en) | 2002-07-24 | 2009-05-19 | Nxp B.V. | Offset correction for down-conversion mixers |
US6845139B2 (en) | 2002-08-23 | 2005-01-18 | Dsp Group, Inc. | Co-prime division prescaler and frequency synthesizer |
EP1434352B1 (en) | 2002-12-23 | 2008-08-27 | STMicroelectronics Belgium N.V. | Delay-compensated fractional-N frequency synthesizer |
US7062248B2 (en) | 2003-01-16 | 2006-06-13 | Nokia Corporation | Direct conversion receiver having a low pass pole implemented with an active low pass filter |
WO2004075414A1 (en) | 2003-02-14 | 2004-09-02 | Mcdonald James J Iii | Circuitry to reduce pll lock acquisition time |
US6990327B2 (en) | 2003-04-30 | 2006-01-24 | Agency For Science Technology And Research | Wideband monolithic tunable high-Q notch filter for image rejection in RF application |
JP3774454B2 (en) * | 2003-09-09 | 2006-05-17 | 株式会社東芝 | Direct frequency modulation apparatus and communication system |
JP2005109618A (en) | 2003-09-29 | 2005-04-21 | Renesas Technology Corp | Semiconductor integrated circuit for communication and portable terminal system |
US7215215B2 (en) | 2004-03-15 | 2007-05-08 | Matsushita Electric Industrial Co., Ltd. | Phase modulation apparatus, polar modulation transmission apparatus, wireless transmission apparatus and wireless communication apparatus |
US20050242895A1 (en) * | 2004-04-28 | 2005-11-03 | Younes Lotfi | Voltage-controlled oscillator with four terminal varactors |
US7142062B2 (en) | 2004-12-30 | 2006-11-28 | Nokia Corporation | VCO center frequency tuning and limiting gain variation |
-
2007
- 2007-05-16 WO PCT/US2007/069079 patent/WO2007137094A2/en active Application Filing
- 2007-05-16 US US11/749,538 patent/US7974374B2/en active Active
- 2007-05-16 CN CN200780017737.2A patent/CN101496285A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5625325A (en) * | 1995-12-22 | 1997-04-29 | Microtune, Inc. | System and method for phase lock loop gain stabilization |
US20020135428A1 (en) * | 2001-03-20 | 2002-09-26 | Broadcom Corporation | Apparatus and method for phase lock loop gain control using unit current sources |
US20060003720A1 (en) * | 2004-02-20 | 2006-01-05 | Lee Kang Y | System and method for tuning a frequency generator using an LC oscillator |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4064568A1 (en) * | 2021-03-23 | 2022-09-28 | Nxp B.V. | Type-i plls for phase-controlled applications |
US11545982B2 (en) | 2021-03-23 | 2023-01-03 | Nxp B.V. | Type-I PLLs for phase-controlled applications |
Also Published As
Publication number | Publication date |
---|---|
WO2007137094A3 (en) | 2008-04-10 |
US7974374B2 (en) | 2011-07-05 |
US20070291889A1 (en) | 2007-12-20 |
CN101496285A (en) | 2009-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007137094A2 (en) | A multi-mode vco for direct fm systems | |
JP3796109B2 (en) | Phase-locked loop with digitally controlled frequency multiplication oscillator | |
US6670861B1 (en) | Method of modulation gain calibration and system thereof | |
US6844763B1 (en) | Wideband modulation summing network and method thereof | |
US7746178B1 (en) | Digital offset phase-locked loop | |
US7154347B2 (en) | Compensating method for a PLL circuit that functions according to the two-point principle, and PLL circuit provided with a compensating device | |
US6985043B2 (en) | Atomic oscillator | |
WO2005004331A2 (en) | Differential charge pump phase lock loop (pll) synthesizer with adjustable tuning voltage range | |
CN1345482A (en) | Method and apparatus for reducing oscillator noise by noise-feedforward | |
US6700447B1 (en) | Trimming of a two point phase modulator | |
US6977556B1 (en) | Rational frequency synthesizers | |
US7295824B2 (en) | Frequency multiplier pre-stage for fractional-N phase-locked loops | |
US7411461B2 (en) | Frequency and/or phase lock loops with beat frequency estimation | |
CN1677821B (en) | Charge pump circuit having commutator | |
US8638141B1 (en) | Phase-locked loop | |
EP1297619B1 (en) | Linear dead-band-free digital phase detection | |
US7920033B1 (en) | Systems and methods for frequency modulation adjustment | |
US7522005B1 (en) | KFM frequency tracking system using an analog correlator | |
US7894545B1 (en) | Time alignment of polar transmitter | |
EP2659590B1 (en) | Transceiver with sub-sampling based frequency synthesizer | |
CN109842426A (en) | Phase controller, its communication device and phase control method for aerial array | |
US7675379B1 (en) | Linear wideband phase modulation system | |
KR20180131017A (en) | Frequency Synthesizer with Dual Paths for Wideband FMCW | |
US20060261906A1 (en) | Modulation method and apparatus with adjustable divisors of the dividers in phase-locked loop | |
Alawneh et al. | Single loop synthesizer and SDR modulator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780017737.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07783844 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07783844 Country of ref document: EP Kind code of ref document: A2 |