WO2007130000A2 - Method of increasing reliability of packaged semiconductor integrated circuit dice - Google Patents
Method of increasing reliability of packaged semiconductor integrated circuit dice Download PDFInfo
- Publication number
- WO2007130000A2 WO2007130000A2 PCT/US2005/028047 US2005028047W WO2007130000A2 WO 2007130000 A2 WO2007130000 A2 WO 2007130000A2 US 2005028047 W US2005028047 W US 2005028047W WO 2007130000 A2 WO2007130000 A2 WO 2007130000A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dice
- die
- buffer
- tier
- character map
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
Definitions
- the invention relates to a method of increasing reliability of semiconductor integrated circuit dice and specifically to a method for anticipating any semiconductor device which may have a high probability of failure.
- completed integrated circuit dice fabricated on wafers are subjected to an electrical testing (e.g., wafer probe or wafer sort) step prior to die singulation (i.e., dicing) and device packaging.
- the wafer probe will electrically test either a small sample of dice on a wafer or test each die separately by an electrical probe.
- the wafer 101 is carefully mounted onto a movable plate (not shown) with at least three degrees of freedom (usually x- , y- , and z- axis movements) .
- An electrical connection is made via a "probe card” (also not shown) which is a custom built circuit board designed to match a geometry of bonding pads on each die and connect the die to one or more pieces of test equipment.
- probe card also not shown
- test programs are run to determine a pass/fail status of each tested die. If a die fails wafer probe, it is typically marked with an ink dot in the center of the die and the wafer 101 is moved into position for testing the next die.
- an inked bad die 105 is discarded and a non- inked good die 103 is prepared for final packaging.
- the non-inked die 103 which passed wafer probe could, however, due to its proximity to the inked bad die 105, fail prematurely in the field. Therefore, it is desirable to have a method to anticipate which dice may have a high probability for failure.
- the present invention is a method to increase a reliability of packaged semiconductor integrated circuit dice.
- the dice on a semiconductor wafer are electrically tested. Those dice failing the electrical test are identified and/or marked in some way and therefore, not packaged. However, "good dice" (i.e., those dice that passed electrical testing) which are in proximity to the failed dice may still fail prematurely in the field.
- the method presented herein to identify those dice that, due to their proximity to the failed dice, have a probability for an earlier than expected failure includes first identifying a die cluster where the die cluster consists of dice that failed the electrical test, identifying a core die from the die cluster, adding the core die from the die cluster to a weighted character map, adding at least one additional die from the die cluster to a weighted character map in accordance with a procedure given herein, and assigning a weighting value to each of the dice added to the weighted character map. Once the weighted character map is completed, a tier of buffer dice is added to the weighted character map adjacent to each die on the weighted character map.
- Buffer dice are added in accordance with an exemplary algorithm presented herein. Both the dice from the die cluster and the tier of buffer dice are marked (e.g., inked) or otherwise indicated, thereby preventing those 47
- additional tiers of buffer dice may be added to the weighted character map.
- the additional tiers of buffer dice are added in accordance with a separate exemplary algorithm for each tier.
- the additional tiers serve to increase the reliability of remaining, unmarked dice.
- a method to increase the reliability of packaged semiconductor integrated circuit dice includes identifying one or more dice having failed an electrical test, adding the one or more failed dice to a weighted character map, adding a first tier of buffer dice to the weighted character map adjacent to each die on the weighted character map, and noting which dice from the die cluster and tier of buffer dice, thereby indicating dice not requiring packaging.
- additional tiers of buffer dice may be added to the weighted character map in accordance with a separate exemplary algorithm for each tier.
- Fig. 1 is a typical inked semiconductor wafer with inked dice after electrical test.
- Figs . 2A and 2B detail two types of clusters contained on semiconductor wafers in accordance with an embodiment of the present invention.
- Fig. 3 is a flowchart defining a method for constructing weighted character and weighted number defect maps .
- Figs. 4A - 4D is an example of an original defect wafer map produced by electrical testing and followed by corresponding weighted character and weighted number defect maps developed in accordance with the method of Fig . 3.
- Figs. 5A - 5F is a further example of an original defect wafer map produced by electrical testing and followed by corresponding weighted character and weighted number defect maps developed in accordance with the method of Fig. 3.
- Fig. 6 is a flowchart defining a method for constructing tiers of buffer dice onto the weighted character maps.
- Figs. 7A - 7D are examples of weighted character maps incorporating tiers of buffer dice produced in accordance with the method of Fig. 6.
- the wafer 101, containing a plurality of semiconductor integrated circuit dice may also contain clusters of bad dice.
- a cluster is defined, for example, as any single bad die that is surrounded by at least seven other bad dice.
- a first cluster type 107 and a second cluster type 109 are the cluster types possible under this definition when a total of eight bad dice are involved.
- Fig. 2A contains a primary bad die BD P 201 surrounded by seven other bad dice BD 8 203, forming the first cluster type 107.
- Fig. 2B contains an alternative arrangement of seven additional bad dice BD S 203, thereby forming the second cluster type 109.
- a bad die 201 surrounded by more than seven bad dice 203 could therefore take a plurality of forms.
- the primary bad die 201 becomes the core cluster die and consequently, a locus point for building a weighted character map and a weighted number map, described herein.
- a variable width exclusion zone described infra, may be added to the weighted character map.
- a final weighted character map (not shown) is saved (e.g., in a wafer lot database) to indicate an x-y location of each of the bad dice 105, 201, 203.
- an exemplary embodiment of a method 300 to anticipate which dice have a high probability for failure begins by selecting 301 a first die from an original wafer map. A determination 303 is made whether the first die is bad on the wafer. If the die is bad, a determination 305 next needs to be made whether the die is part of a die cluster. To determine 305 whether the die is part of a die cluster, by the exemplary definition given supra, at least seven additional bad dice must surround the die under consideration.
- the method will verify 311 whether all dice on the wafer have been considered. If all dice have not been considered, a next die is selected 313 and the process starts again with step 303.
- the die is added 307 to a weighted character map and a value is assigned 309 to the die on a weighted number map.
- the method 300 verifies 311 whether all remaining dice on the wafer have been considered.
- a die from the original wafer map is again selected 315.
- a determination 317 is made whether the die is bad on the wafer. If the die is bad, a determination 319 is made whether the die is touching another bad die with a weighting value of greater than or equal to 3 (i.e., :> 3) . If the die is touching another bad die with a weighting value of _> 3, a further determination 321 is made whether the die is touching a 28047
- each primary bad die 201 is surrounded by seven bad dice 203. Hence, each primary bad die 201 would receive a quantitative value of "7.”
- the method 300 then continues by verifying 327 whether all dice on the wafer have been considered.
- step 327 the method 300 continues in each case to verify 327 whether all dice on the wafer have been considered. Further, if a determination 317 is made that the die is not bad, the method 300 also continues to step 327.
- a next die on the wafer is selected 329 and the method restarts at step 317. However, if the determination 327 indicates that all dice have been considered, the die from the temporary character map is added 331 to a weighted character map and the die from the temporary number map is added 333 to a weighted number map. A determination 335 is then made whether new dice were added to the weighted character map. if so, another die is selected 315 from the original character map. If a result of the determination 335 indicates no new dice were added, the method 300 is complete.
- a defect wafer map 400 of Fig. 4A generated by a wafer sort process, discussed supra, contains a cluster of bad dice B 401 surrounded by a field of good dice 403 (i.e., dice that passed wafer sort) .
- a core cluster die B 0 is placed on a weighted character map 405B (Fig. 4B) and a weighted value is assigned to the core cluster die B 0 on a weighted number map 407B.
- the core cluster die is surrounded by eight bad dice (see defect wafer map 400) and thus receives a weighted value of "8.”
- each bad die Bi is assigned a weighting value of "1" on the weighted number map 407C. Recall that bad dice must be touching at least one other bad die on at least one edge to be added to the weighted character map, but may only be touching another bad die diagonally to add to a weighting quantity.
- a further iteration examines the remaining four
- corner dice Now the remaining bad dice 401 are touching the other bad dice, B 1 , on at least one edge (the first criterion for inclusion on the weighted character map) and are in contact, at least diagonally, with at least one bad die having a weighting of greater than or equal to three (the second criterion for inclusion on the weighted character map) .
- the four "corner dice” are now added to the weighted character map 405D (Fig. 4D) as bad dice B 2 , and each is assigned a weighting value of "3.”
- FIG. 5 provides another example of a more complex defect cluster generated by a wafer sort process, discussed supra, contains a cluster of bad dice B 501 surrounded by a field of good dice 503 (i.e., dice that passed wafer sort) .
- core cluster dice B 0 are placed on a weighted character map 505B (Fig. 5B) and a weighted value is assigned to each of the dice B 0 on a weighted number map 507B.
- a weighted character map 505B Fig. 5B
- a weighted value is assigned to each of the dice B 0 on a weighted number map 507B.
- boundaries of regions contributing to the core cluster dice overlap. Therefore, each die in the overlapping boundary areas may contribute to the weighted value of more than one of the core cluster dice.
- the core cluster dice are surrounded by either seven or eight bad dice (see wafer map 500) and thus receive weighted values of "7" or "8.”
- adjacent bad dice 501 that are touching the core cluster dice B 0 on at least one edge are added to the weighted character map 505C (Fig. 5C) .
- bad dice 501 in the defect wafer map 500 must each touch at least one of the core cluster dice on at least edge during the initial iteration to be added to the weighted character map 505C.
- nine bad dice 501 of the cluster on the defect wafer map 500 are not touching any of the core cluster dice and are, therefore, not added to the weighted character map 505C.
- each of the newly added bad dice Bi are in contact with various numbers of other bad dice B 0 and are therefore each assigned an appropriate weighting value on the weighted number map 507C.
- bad dice 501 must be touching at least one other weighted bad die on at least one edge to be added to a weighted character map, but may only be touching another bad die diagonally to add to a weighting quantity for a particular die.
- a further iteration examines the next tier of bad dice 501 from the defect wafer map 500.
- This tier of bad dice are touching other bad dice, Bi, on at least one edge and are in contact, at least diagonally, with at least one bad die, either B 1 or B 0 , having a weighting of greater than or equal to three.
- This tier of bad dice is added to the weighted character map 505D as bad dice B 2 , and each is assigned an appropriate weighting value.
- the iterative method 300 continues until all bad dice 501 from the wafer map 500 are examined, adding bad dice, B 3 , to the weighted character map 505E with an appropriate weighting value on weighted number map 507E (Fig. 5E) .
- a final iteration only a single bad die is added to the weighted character map 505P (Fig. 5F) as bad die B 4 .
- Bad die B 4 is given a weighting value of "1" on the weighted character map 507F. Notice that two of the bad dice 501 from the defect wafer map 500 are not transferred onto a weighted character map, and consequently, neither are they assigned a weighting value on a weighted number map.
- the first of these bad dice is located in the second row and fourth column.
- the second bad die is in the fourth row and second column.
- the first bad die does not have at least one edge touching a bad die on any character map (e.g., 505F) .
- the second bad die does have one edge touching a bad die, B 4 .
- the second criterion being next to a bad die on a character map with a weighting value of greater than or equal to three, is not met - B 4 only has a weighting value of w l.” Therefore in this example, there are two bad dice that do not transfer to the character map.
- an exemplary die buffer construction method 600 serves to further reduce a probability of a semiconductor die failing in the field by preventing dice located proximately to known bad dice from being packaged as a final product.
- the die buffer construction method 600 begins by utilizing 601 the final weighted character map (for example, weighted character map 505F, Fig. 5F) and adding 603 a single die buffer tier next to each bad die in the final weighted character map.
- a single die buffer is added next to an edge and diagonally next to each bad die in the final character map.
- the buffer dice are inked or otherwise indicated to prevent packaging the buffer dice after wafer dicing operations.
- the method 600 may be complete for the local cluster (option 1) or additional buffer dice may be added (option 2) .
- the method 600 for the local cluster is complete and the method is applied to any other clusters on the wafer.
- additional buffer tiers are added.
- n will need to be incremented to higher value. If n is less than 2, the method 600 loops back to add 607 another buffer tier. Once three buffer tiers are added, a final buffer tier is added 613 next to each edge of an inked die as well as diagonally next to an inked die. The process is then repeated 615 for any- remaining local clusters on the wafer.
- an example of using the exemplary die buffer construction method 600 begins by starting with the final weighted character map 505F (Fig. 5F) and adding and inking dice, Ii, for a first buffer tier.
- dice Note that lower case "b's" indicate bad die from the original wafer map 500 that did not transfer to the final weighted character map 505F. These dice tested bad at e-test and will therefore not be used for product, however, they are not determinative in adding buffer tiers.
- first tier inked dice I x are located both on an edge and diagonally adjacent to bad dice B from the weighted character map 505F.
- a second tier of buffer dice I 2 has been added inked.
- a buffer tier is not added for diagonally adjacent dice.
- Fig. 7C has a third tier of buffer dice I 3 added according to the same rules as the second tier.
- a fourth tier of buffer dice I 4 has been added and inked as indicated in Fig. 7D.
- the fourth tier buffer dice I 4 are added according to the same rules as the first layer,- that is, inked dice I 4 are located both on an edge and diagonally adjacent to bad dice I 3 from the weighted character map 505F.
- weighted character map and weighted number map need not actually exist or be formed to practice the method described herein, but are described merely as a construct to better aid in conveying an intent of the present invention.
- the weighted character map and weighted number map may be developed as part of a database used to construct one or more die buffer tiers.
- neither bad dice nor buffer dice require physical inking.
- Another method to indicate that such dice should not go to final packaging, such as noting such dice on a database, is sufficient.
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Semiconductor dice are electrically tested prior to final assembly. Dice failing the test are identified and not packaged. However, “good dice” (i.e., those dice that passed testing) in proximity to the failed dice frequently fail prematurely in the field. Therefore, in one embodiment, a method (300) to identify those dice having a probability for early failure includes identifying a core die and a die cluster, adding (307) the core die and at least one additional die from the die cluster to a weighted character map, and assigning (309) a weighting value to each of the dice added to the weighted character map. At least one tier of buffer dice is then added to the weighted character map adjacent to each die on the weighted character map. Both the dice from the die cluster and the tier of buffer dice are marked, thereby preventing those dice from being packaged and consequently, shipped to customers.
Description
Description
METHOD OF INCREASING RELIABILITY OP PACKAGED
SEMICONDUCTOR INTEGRATED CIRCUIT DICE
TECHNICAL FIELD
The invention relates to a method of increasing reliability of semiconductor integrated circuit dice and specifically to a method for anticipating any semiconductor device which may have a high probability of failure.
BACKGROUND ART
In a typical semiconductor fabrication process, completed integrated circuit dice fabricated on wafers (for example, wafer 101 of Fig. 1) are subjected to an electrical testing (e.g., wafer probe or wafer sort) step prior to die singulation (i.e., dicing) and device packaging. The wafer probe will electrically test either a small sample of dice on a wafer or test each die separately by an electrical probe.
During the electrical probe, the wafer 101 is carefully mounted onto a movable plate (not shown) with at least three degrees of freedom (usually x- , y- , and z- axis movements) . An electrical connection is made via a "probe card" (also not shown) which is a custom built circuit board designed to match a geometry of bonding pads on each die and connect the die to one or more pieces of test equipment. After making electrical contact between the probe card and the die, test programs are run to determine a pass/fail status of each tested die. If a die fails wafer probe, it is typically marked with an ink dot in the center of the die and the wafer 101 is moved into position for testing the next die. At assembly, an inked bad die 105 is discarded and a non- inked good die 103 is prepared for final packaging.
The non-inked die 103 which passed wafer probe could, however, due to its proximity to the inked bad die 105, fail prematurely in the field. Therefore, it is desirable to have a method to anticipate which dice may have a high probability for failure.
SUMMARY OF THE INVENTION
The present invention is a method to increase a reliability of packaged semiconductor integrated circuit dice. In one embodiment, prior to final packaging, the dice on a semiconductor wafer are electrically tested. Those dice failing the electrical test are identified and/or marked in some way and therefore, not packaged. However, "good dice" (i.e., those dice that passed electrical testing) which are in proximity to the failed dice may still fail prematurely in the field. Therefore, the method presented herein to identify those dice that, due to their proximity to the failed dice, have a probability for an earlier than expected failure includes first identifying a die cluster where the die cluster consists of dice that failed the electrical test, identifying a core die from the die cluster, adding the core die from the die cluster to a weighted character map, adding at least one additional die from the die cluster to a weighted character map in accordance with a procedure given herein, and assigning a weighting value to each of the dice added to the weighted character map. Once the weighted character map is completed, a tier of buffer dice is added to the weighted character map adjacent to each die on the weighted character map.
Buffer dice are added in accordance with an exemplary algorithm presented herein. Both the dice from the die cluster and the tier of buffer dice are marked (e.g., inked) or otherwise indicated, thereby preventing those
47
- 3 -
dice from being packaged and, subsequently, being shipped to customers .
Optionally, additional tiers of buffer dice may be added to the weighted character map. The additional tiers of buffer dice are added in accordance with a separate exemplary algorithm for each tier. The additional tiers serve to increase the reliability of remaining, unmarked dice.
In another embodiment, a method to increase the reliability of packaged semiconductor integrated circuit dice includes identifying one or more dice having failed an electrical test, adding the one or more failed dice to a weighted character map, adding a first tier of buffer dice to the weighted character map adjacent to each die on the weighted character map, and noting which dice from the die cluster and tier of buffer dice, thereby indicating dice not requiring packaging. As with the first described embodiment, additional tiers of buffer dice may be added to the weighted character map in accordance with a separate exemplary algorithm for each tier.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a typical inked semiconductor wafer with inked dice after electrical test.
Figs . 2A and 2B detail two types of clusters contained on semiconductor wafers in accordance with an embodiment of the present invention.
Fig. 3 is a flowchart defining a method for constructing weighted character and weighted number defect maps .
Figs. 4A - 4D is an example of an original defect wafer map produced by electrical testing and followed by corresponding weighted character and weighted
number defect maps developed in accordance with the method of Fig . 3.
Figs. 5A - 5F is a further example of an original defect wafer map produced by electrical testing and followed by corresponding weighted character and weighted number defect maps developed in accordance with the method of Fig. 3.
Fig. 6 is a flowchart defining a method for constructing tiers of buffer dice onto the weighted character maps.
Figs. 7A - 7D are examples of weighted character maps incorporating tiers of buffer dice produced in accordance with the method of Fig. 6.
BEST MODE FOR CARRYING OUT THE INVENTION
With reference to Fig. 1, the wafer 101, containing a plurality of semiconductor integrated circuit dice may also contain clusters of bad dice. A cluster is defined, for example, as any single bad die that is surrounded by at least seven other bad dice. A first cluster type 107 and a second cluster type 109 are the cluster types possible under this definition when a total of eight bad dice are involved. Fig. 2A contains a primary bad die BDP 201 surrounded by seven other bad dice BD8 203, forming the first cluster type 107. Fig. 2B contains an alternative arrangement of seven additional bad dice BDS 203, thereby forming the second cluster type 109. A bad die 201 surrounded by more than seven bad dice 203 could therefore take a plurality of forms. The primary bad die 201 becomes the core cluster die and consequently, a locus point for building a weighted character map and a weighted number map, described herein. Optionally or in addition, a variable width exclusion zone, described infra, may be added to the
weighted character map. A final weighted character map (not shown) is saved (e.g., in a wafer lot database) to indicate an x-y location of each of the bad dice 105, 201, 203. With reference to Fig. 3, an exemplary embodiment of a method 300 to anticipate which dice have a high probability for failure begins by selecting 301 a first die from an original wafer map. A determination 303 is made whether the first die is bad on the wafer. If the die is bad, a determination 305 next needs to be made whether the die is part of a die cluster. To determine 305 whether the die is part of a die cluster, by the exemplary definition given supra, at least seven additional bad dice must surround the die under consideration.
If the die is determined 303 not to be bad, the method will verify 311 whether all dice on the wafer have been considered. If all dice have not been considered, a next die is selected 313 and the process starts again with step 303.
If a determination 305 is made that the first die is part of a die cluster, the die is added 307 to a weighted character map and a value is assigned 309 to the die on a weighted number map. The method 300 then verifies 311 whether all remaining dice on the wafer have been considered.
Once verified 311 that all dice on the wafer have been considered, a die from the original wafer map is again selected 315. A determination 317 is made whether the die is bad on the wafer. If the die is bad, a determination 319 is made whether the die is touching another bad die with a weighting value of greater than or equal to 3 (i.e., :> 3) . If the die is touching another bad die with a weighting value of _> 3, a further determination 321 is made whether the die is touching a
28047
- 6 -
weighted bad die edgewise. If so, the die is added 323 to a temporary character map and a quantitative value indicating the number of surrounding weighted dice in the weighted character map is added 325 to a temporary weighted number map. Referring back to Figs. 2A and 2B, each primary bad die 201 is surrounded by seven bad dice 203. Hence, each primary bad die 201 would receive a quantitative value of "7."
The method 300 then continues by verifying 327 whether all dice on the wafer have been considered.
Notice also, that if a determination is made that either the die is not touching another bad die with a weighted value > 3 in step 319 or that the die is not touching a weighted bad die edgewise in step 321, then the method 300 continues in each case to verify 327 whether all dice on the wafer have been considered. Further, if a determination 317 is made that the die is not bad, the method 300 also continues to step 327.
If a determination 327 is made that not all dice on the wafer have been considered, a next die on the wafer is selected 329 and the method restarts at step 317. However, if the determination 327 indicates that all dice have been considered, the die from the temporary character map is added 331 to a weighted character map and the die from the temporary number map is added 333 to a weighted number map. A determination 335 is then made whether new dice were added to the weighted character map. if so, another die is selected 315 from the original character map. If a result of the determination 335 indicates no new dice were added, the method 300 is complete.
A defect wafer map 400 of Fig. 4A generated by a wafer sort process, discussed supra, contains a cluster of bad dice B 401 surrounded by a field of good dice 403 (i.e., dice that passed wafer sort) . In accordance with
the exemplary method 300 described in conjunction with Fig. 3, a core cluster die B0 is placed on a weighted character map 405B (Fig. 4B) and a weighted value is assigned to the core cluster die B0 on a weighted number map 407B. In this example, the core cluster die is surrounded by eight bad dice (see defect wafer map 400) and thus receives a weighted value of "8."
Next, adjacent bad dice Bi that are touching the core cluster die B0 on at least one edge are added to the weighted character map 405C (Fig. 4C) . Recall that bad dice 401 in the defect wafer map 400 must touch the core cluster die B0 on at least one edge during the initial iteration to be added to the weighted character map 405C. Here, the four bad dice on the corners of the cluster on the defect wafer map 400 are not touching the core cluster die Bo edgewise and are, therefore, not added to the weighted character map 405C. Since each of the newly- added bad dice Bi are in contact with only one other bad die (here, the core cluster die) , each bad die Bi is assigned a weighting value of "1" on the weighted number map 407C. Recall that bad dice must be touching at least one other bad die on at least one edge to be added to the weighted character map, but may only be touching another bad die diagonally to add to a weighting quantity. A further iteration examines the remaining four
"corner dice." Now the remaining bad dice 401 are touching the other bad dice, B1, on at least one edge (the first criterion for inclusion on the weighted character map) and are in contact, at least diagonally, with at least one bad die having a weighting of greater than or equal to three (the second criterion for inclusion on the weighted character map) . The four "corner dice" are now added to the weighted character map 405D (Fig. 4D) as bad dice B2, and each is assigned a weighting value of "3."
A defect wafer map 500 of Fig. 5 provides another example of a more complex defect cluster generated by a wafer sort process, discussed supra, contains a cluster of bad dice B 501 surrounded by a field of good dice 503 (i.e., dice that passed wafer sort) . In accordance with the exemplary method described in conjunction with Fig. 3, core cluster dice B0 are placed on a weighted character map 505B (Fig. 5B) and a weighted value is assigned to each of the dice B0 on a weighted number map 507B. In this example, boundaries of regions contributing to the core cluster dice overlap. Therefore, each die in the overlapping boundary areas may contribute to the weighted value of more than one of the core cluster dice. Here, the core cluster dice are surrounded by either seven or eight bad dice (see wafer map 500) and thus receive weighted values of "7" or "8." Next, adjacent bad dice 501 that are touching the core cluster dice B0 on at least one edge are added to the weighted character map 505C (Fig. 5C) . As with the example of Figs. 4A - 4D, bad dice 501 in the defect wafer map 500 must each touch at least one of the core cluster dice on at least edge during the initial iteration to be added to the weighted character map 505C. Here, nine bad dice 501 of the cluster on the defect wafer map 500 are not touching any of the core cluster dice and are, therefore, not added to the weighted character map 505C. However, a determination will be made shortly on whether each of these dice will be included on a weighted character map. Each of the newly added bad dice Bi are in contact with various numbers of other bad dice B0 and are therefore each assigned an appropriate weighting value on the weighted number map 507C. Again, bear in mind that bad dice 501 must be touching at least one other weighted bad die on at least one edge to be added to a weighted character map, but may
only be touching another bad die diagonally to add to a weighting quantity for a particular die.
A further iteration examines the next tier of bad dice 501 from the defect wafer map 500. This tier of bad dice are touching other bad dice, Bi, on at least one edge and are in contact, at least diagonally, with at least one bad die, either B1 or B0, having a weighting of greater than or equal to three. This tier of bad dice is added to the weighted character map 505D as bad dice B2, and each is assigned an appropriate weighting value.
The iterative method 300 (Fig. 3) continues until all bad dice 501 from the wafer map 500 are examined, adding bad dice, B3, to the weighted character map 505E with an appropriate weighting value on weighted number map 507E (Fig. 5E) . In a final iteration, only a single bad die is added to the weighted character map 505P (Fig. 5F) as bad die B4. Bad die B4 is given a weighting value of "1" on the weighted character map 507F. Notice that two of the bad dice 501 from the defect wafer map 500 are not transferred onto a weighted character map, and consequently, neither are they assigned a weighting value on a weighted number map. The first of these bad dice is located in the second row and fourth column. The second bad die is in the fourth row and second column. The first bad die does not have at least one edge touching a bad die on any character map (e.g., 505F) . The second bad die does have one edge touching a bad die, B4. However, the second criterion, being next to a bad die on a character map with a weighting value of greater than or equal to three, is not met - B4 only has a weighting value of wl." Therefore in this example, there are two bad dice that do not transfer to the character map.
Once weighted character and number maps are produced, an exemplary die buffer construction method 600 (Fig. 6) serves to further reduce a probability of a semiconductor die failing in the field by preventing dice located proximately to known bad dice from being packaged as a final product.
The die buffer construction method 600 begins by utilizing 601 the final weighted character map (for example, weighted character map 505F, Fig. 5F) and adding 603 a single die buffer tier next to each bad die in the final weighted character map. A single die buffer is added next to an edge and diagonally next to each bad die in the final character map. The buffer dice are inked or otherwise indicated to prevent packaging the buffer dice after wafer dicing operations.
After the single die buffer tier is added 603, the method 600 may be complete for the local cluster (option 1) or additional buffer dice may be added (option 2) . Under option 1, the method 600 for the local cluster is complete and the method is applied to any other clusters on the wafer. Under option 2, additional buffer tiers are added. A counter is initialized 605 to n = 0 to determine how many additional buffer tiers are added. Next an additional die buffer tier is added 607 by placing a buffer die next to each edge of an inked die from a previous step. The counter is incremented 609 and a determination 611 is made whether n = 2. (For this exemplary die buffer construction method 600, a total of up to four buffer tiers are added. Alternatively, for more buffer tiers, n will need to be incremented to higher value.) If n is less than 2, the method 600 loops back to add 607 another buffer tier. Once three buffer tiers are added, a final buffer tier is added 613 next to each edge of an inked die as well as diagonally next to
an inked die. The process is then repeated 615 for any- remaining local clusters on the wafer.
With reference to Fig. 7A, an example of using the exemplary die buffer construction method 600 begins by starting with the final weighted character map 505F (Fig. 5F) and adding and inking dice, Ii, for a first buffer tier. (Note that lower case "b's" indicate bad die from the original wafer map 500 that did not transfer to the final weighted character map 505F. These dice tested bad at e-test and will therefore not be used for product, however, they are not determinative in adding buffer tiers. Further note that first tier inked dice Ix are located both on an edge and diagonally adjacent to bad dice B from the weighted character map 505F.) In Fig. 7B, a second tier of buffer dice I2 has been added inked. Note that a buffer tier is not added for diagonally adjacent dice. Fig. 7C has a third tier of buffer dice I3 added according to the same rules as the second tier. Finally, a fourth tier of buffer dice I4 has been added and inked as indicated in Fig. 7D. The fourth tier buffer dice I4 are added according to the same rules as the first layer,- that is, inked dice I4 are located both on an edge and diagonally adjacent to bad dice I3 from the weighted character map 505F. In the foregoing specification, the present invention has been described with reference to specific embodiments thereof. For example, elements such as the weighted character map and weighted number map need not actually exist or be formed to practice the method described herein, but are described merely as a construct to better aid in conveying an intent of the present invention. Alternatively, the weighted character map and weighted number map may be developed as part of a database used to construct one or more die buffer tiers. Additionally, neither bad dice nor buffer dice require
physical inking. Another method to indicate that such dice should not go to final packaging, such as noting such dice on a database, is sufficient. It will, therefore, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the present invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Claims
1. A tnethod to increase a reliability of packaged semiconductor integrated circuit dice, the method comprising: identifying a die cluster, the die cluster consisting of dice having failed an electrical test; identifying a core die from the die cluster; adding the core die from the die cluster to a weighted character map,- adding at least one additional die from the die cluster to a weighted character map; assigning a weighting value to each of the dice added to the weighted character map; adding at least one tier of buffer dice to the weighted character map adj acent to each die on the weighted character map; and indicating dice from the die cluster and tier of buffer dice, thereby indicating dice not requiring packaging .
2. The method of claim 1 wherein identifying a die cluster comprises determining whether a die which failed an electrical probe test is surrounded by a plurality of other dice which also failed the electrical probe test .
3. The method of claim 1 wherein identifying a core die comprises locating an electrically malfunctioning die surrounded by a plurality of other electrically malfunctioning dice.
4. The method of claim 1 wherein the step of adding at least one additional die from the die cluster to a weighted character map comprises locating an electrically malfunctioning die located adjacent to an edge of the core die.
5. The method of claim 1 wherein the step of adding at least one additional die is based on a weighting value of at least one of each of the dice previously added to the weighted character map.
6. The method of claim 1 wherein the weighting value for any particular die is determined by the number of electrically malfunctioning dice on the weighted character map surrounding and adjacent to an edge of the particular die.
7. The method of claim 1 wherein additional tiers of buffer dice are added to the weighted character map adjacent to a previous tier on the weighted character map.
8. The method of claim 7 wherein a maximum of three additional tiers of buffer dice are added to the weighted character map.
9. A method to increase a reliability of packaged semiconductor integrated circuit dice, the method comprising: identifying one or more dice having failed an electrical test; adding the one or more failed dice to a weighted character map; adding a first tier of buffer dice to the weighted character map adjacent to each die on the weighted character map; and indicating both the failed dice and the tier of buffer dice, thereby indicating dice not requiring packaging.
10. The method of claim 9 wherein the step of adding one or more dice having failed an electrical test are added to a weighted character map further comprises : identifying a core die, the core die being an electrically malfunctioning die surrounded by a plurality of other electrically malfunctioning dice; and locating an electrically malfunctioning die located adjacent to an edge of the core die.
11. The method of claim 9 wherein the first tier of buffer dice are located adjacent to an edge of the one or more failed dice .
12. The method of claim 9 wherein the first tier of buffer dice are located diagonally adjacent to the one or more failed dice.
13. The method of claim 11 further comprising adding a second tier of buffer dice to the weighted character map edgewise adjacent to each of the first tier of buffer dice on the weighted character map .
14. The method of claim 13 wherein the second tier of buffer dice are located adjacent to an edge of the first tier of buffer dice.
15. The method of claim 13 further comprising adding a third tier of buffer dice to the weighted character map adjacent to each of the second tier of buffer dice on the weighted character map.
16. The method of claim 15 wherein the third tier of buffer dice are located adjacent to an edge of the second tier of buffer dice.
17. The method of claim 15 further comprising adding a fourth tier of buffer dice to the weighted character map adjacent to each of the third tier of buffer dice on the weighted character map.
18. The method of claim 17 wherein the fourth tier of buffer dice are located adjacent to an edge of the third tier of buffer dice.
19. The method of claim 17 wherein the first tier of buffer dice are located diagonally adjacent to the third tier of buffer dice.
20. A method to increase a reliability of packaged semiconductor integrated circuit dice, the method comprising: identifying a die cluster, the die cluster consisting of dice having failed an electrical test, identifying a die cluster comprises determining whether a die which failed an electrical probe test is surrounded by a plurality of other dice which also failed the electrical probe test; identifying a core die from the die cluster, identifying a core die comprises locating an electrically malfunctioning die surrounded by the plurality of other electrically malfunctioning dice; adding the core die from the die cluster to a weighted character map; adding at least one additional die from the die cluster to a weighted character map,- assigning a weighting value to each of the dice added to the weighted character map, the weighting value for any particular die is determined by the number of electrically malfunctioning dice on the weighted character map surrounding the particular die; adding a first tier of buffer dice to the weighted character map adjacent to each die on the weighted character map; adding a second tier of buffer dice to the weighted character map adjacent to each of the first tier of buffer dice on the weighted character map, the second tier of buffer dice being located adjacent to an edge of the first tier of buffer dice; and indicating dice from both the die cluster and tier of buffer dice, thereby indicating dice not requiring packaging.
21. The method of claim 20 further comprising adding a third tier of buffer dice to the weighted character map adjacent to each of the second tier of buffer dice on the weighted character map.
22. The method of claim 21 wherein the third tier of buffer dice are located adjacent to an edge of the second tier of buffer dice.
23. The method of claim 21 further comprising adding a fourth tier of buffer dice to the weighted character map adjacent to each of the third tier of buffer dice on the weighted character map.
24. The method of claim 23 wherein the fourth tier of buffer dice are located adjacent to an edge of the third tier of buffer dice.
25. The method of claim 23 wherein the first tier of buffer dice are located diagonally adjacent to the third tier of buffer dice.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/940,128 | 2004-09-14 | ||
| US10/940,128 US7105364B2 (en) | 2004-09-14 | 2004-09-14 | Method of increasing reliability of packaged semiconductor integrated circuit dice |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2007130000A2 true WO2007130000A2 (en) | 2007-11-15 |
| WO2007130000A3 WO2007130000A3 (en) | 2008-11-06 |
Family
ID=35942201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2005/028047 Ceased WO2007130000A2 (en) | 2004-09-14 | 2005-08-08 | Method of increasing reliability of packaged semiconductor integrated circuit dice |
Country Status (3)
| Country | Link |
|---|---|
| US (3) | US7105364B2 (en) |
| TW (1) | TWI368288B (en) |
| WO (1) | WO2007130000A2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7767473B2 (en) | 2004-09-14 | 2010-08-03 | Atmel Corporation | Multiple die wafers having increased reliability and methods of increasing reliability in same |
| US10114071B2 (en) | 2016-04-26 | 2018-10-30 | International Business Machines Corporation | Testing mechanism for a proximity fail probability of defects across integrated chips |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3940694B2 (en) * | 2003-04-18 | 2007-07-04 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
| JP4931710B2 (en) * | 2007-06-29 | 2012-05-16 | 株式会社リコー | Non-defective chip classification method on wafer, chip quality determination method using the same, chip classification program, chip quality determination program, marking mechanism, and semiconductor device manufacturing method |
| JP4820389B2 (en) * | 2008-07-22 | 2011-11-24 | 株式会社リコー | Chip quality judgment method, chip quality judgment program, and marking mechanism using the same |
| EP2246708A1 (en) * | 2009-04-30 | 2010-11-03 | Micronas GmbH | Method for producing a defect map of individual components, in particular semiconductor components, on a carrier, in particular a semiconductor wafer |
| US10902576B2 (en) * | 2016-08-12 | 2021-01-26 | Texas Instruments Incorporated | System and method for electronic die inking after automatic visual defect inspection |
| CN108122801B (en) * | 2017-12-12 | 2021-07-09 | 武汉新芯集成电路制造有限公司 | Wafer marking method and wafer marking system |
| JP6978928B2 (en) * | 2017-12-25 | 2021-12-08 | グローバルウェーハズ・ジャパン株式会社 | Evaluation method of silicon wafer |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5991699A (en) * | 1995-05-04 | 1999-11-23 | Kla Instruments Corporation | Detecting groups of defects in semiconductor feature space |
| US5539752A (en) | 1995-06-30 | 1996-07-23 | Advanced Micro Devices, Inc. | Method and system for automated analysis of semiconductor defect data |
| US5777901A (en) | 1995-09-29 | 1998-07-07 | Advanced Micro Devices, Inc. | Method and system for automated die yield prediction in semiconductor manufacturing |
| KR100267463B1 (en) * | 1998-07-20 | 2000-11-01 | 이재근 | Method of measurement of yield loss chips and poor chips classified by a type according to defected chips on the wafer |
| US20020156550A1 (en) * | 2001-02-28 | 2002-10-24 | Langford Rick Edward | Robust windowing method using the poisson yield model for determining the systematic and random yield of failing circuits on semiconductor wafers |
| US20020121915A1 (en) | 2001-03-05 | 2002-09-05 | Agere Systems Guardian Corp. | Automated pattern clustering detection for wafer probe maps |
| JP4038356B2 (en) * | 2001-04-10 | 2008-01-23 | 株式会社日立製作所 | Defect data analysis method and apparatus, and review system |
| US6965895B2 (en) | 2001-07-16 | 2005-11-15 | Applied Materials, Inc. | Method and apparatus for analyzing manufacturing data |
| US7105364B2 (en) | 2004-09-14 | 2006-09-12 | Atmel Corporation | Method of increasing reliability of packaged semiconductor integrated circuit dice |
-
2004
- 2004-09-14 US US10/940,128 patent/US7105364B2/en not_active Expired - Lifetime
-
2005
- 2005-08-08 WO PCT/US2005/028047 patent/WO2007130000A2/en not_active Ceased
- 2005-09-06 TW TW094130510A patent/TWI368288B/en not_active IP Right Cessation
-
2006
- 2006-06-13 US US11/451,693 patent/US7452733B2/en not_active Expired - Lifetime
-
2008
- 2008-11-17 US US12/313,150 patent/US7767473B2/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7767473B2 (en) | 2004-09-14 | 2010-08-03 | Atmel Corporation | Multiple die wafers having increased reliability and methods of increasing reliability in same |
| US10114071B2 (en) | 2016-04-26 | 2018-10-30 | International Business Machines Corporation | Testing mechanism for a proximity fail probability of defects across integrated chips |
| US10768226B2 (en) | 2016-04-26 | 2020-09-08 | International Business Machines Corporation | Testing mechanism for a proximity fail probability of defects across integrated chips |
Also Published As
| Publication number | Publication date |
|---|---|
| US20090166898A1 (en) | 2009-07-02 |
| TW200618154A (en) | 2006-06-01 |
| US20060043998A1 (en) | 2006-03-02 |
| WO2007130000A3 (en) | 2008-11-06 |
| US7105364B2 (en) | 2006-09-12 |
| US7452733B2 (en) | 2008-11-18 |
| US7767473B2 (en) | 2010-08-03 |
| US20060226862A1 (en) | 2006-10-12 |
| TWI368288B (en) | 2012-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7767473B2 (en) | Multiple die wafers having increased reliability and methods of increasing reliability in same | |
| JP4359576B2 (en) | Method for disposing chip of first substrate on second substrate | |
| US10249590B2 (en) | Stacked dies using one or more interposers | |
| JP2004006857A (en) | Integrated circuit chip and method of manufacturing the same | |
| US20070101307A1 (en) | Design supporting system of semiconductor integrated circuit, method of designing semiconductor integrated circuit, and computer readable medium for supporting design of semiconductor integrated circuit | |
| US9785496B1 (en) | Process for making semiconductor dies, chips, and wafers using non-contact measurements obtained from DOEs of NCEM-enabled fill cells on wafers that include multiple steps for enabling NC detecteion of AACNT-TS via opens | |
| US9911649B1 (en) | Process for making and using mesh-style NCEM pads | |
| Wang et al. | Pre-bond testing of the silicon interposer in 2.5 D ICs | |
| US6892364B2 (en) | Method of analyzing an integrated electric circuit, computer program utilizing the method, data carrier including the method, and method for downloading the program | |
| US6530074B1 (en) | Apparatus for verification of IC mask sets | |
| US11688654B2 (en) | Test line structure, semiconductor structure and method for forming test line structure | |
| US9048150B1 (en) | Testing of semiconductor components and circuit layouts therefor | |
| US20050098779A1 (en) | Production process for producing semiconductor devices, semiconductor devices produced thereby, and test system for carrying out yield-rate test in production of such semiconductor devices | |
| US10102615B2 (en) | Method and system for detecting hotspots in semiconductor wafer | |
| US20240369626A1 (en) | Array of unit cells having pad structures | |
| CN111444668B (en) | Method for carrying out layout wiring on transistors in array to be tested one by one | |
| US11157670B2 (en) | Systems and methods for inter-die block level design | |
| JP4426166B2 (en) | Semiconductor device design method, semiconductor device design program, and semiconductor device | |
| US8010912B2 (en) | Method of shrinking semiconductor mask features for process improvement | |
| Chen et al. | Smart GDBC Screening for high quality IPD | |
| US20250012844A1 (en) | Resistive-network cell region, built-in self-tester including same, semiconductor device including same, method of operating same and method of manufacturing same | |
| US20060190891A1 (en) | Method for placing probing pad and computer readable recording medium for storing program thereof | |
| JP3139433B2 (en) | Semiconductor device and manufacturing method thereof | |
| Veendrick | Testing and Yield | |
| JP3617366B2 (en) | Semiconductor integrated circuit design method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 05858779 Country of ref document: EP Kind code of ref document: A2 |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 05858779 Country of ref document: EP Kind code of ref document: A2 |