WO2007108596A1 - Apparatus and method for transmitting data - Google Patents

Apparatus and method for transmitting data Download PDF

Info

Publication number
WO2007108596A1
WO2007108596A1 PCT/KR2007/001177 KR2007001177W WO2007108596A1 WO 2007108596 A1 WO2007108596 A1 WO 2007108596A1 KR 2007001177 W KR2007001177 W KR 2007001177W WO 2007108596 A1 WO2007108596 A1 WO 2007108596A1
Authority
WO
WIPO (PCT)
Prior art keywords
interface
data
code
jtag
transmitted
Prior art date
Application number
PCT/KR2007/001177
Other languages
French (fr)
Inventor
Kyung Beom Kim
Young Hwan Kim
Tae Gyun Kim
Min Sick Park
Jae Han Lee
Gwang Sig Jang
Sang Hyun Han
Original Assignee
Pointchips Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pointchips Co., Ltd. filed Critical Pointchips Co., Ltd.
Publication of WO2007108596A1 publication Critical patent/WO2007108596A1/en

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B63SHIPS OR OTHER WATERBORNE VESSELS; RELATED EQUIPMENT
    • B63CLAUNCHING, HAULING-OUT, OR DRY-DOCKING OF VESSELS; LIFE-SAVING IN WATER; EQUIPMENT FOR DWELLING OR WORKING UNDER WATER; MEANS FOR SALVAGING OR SEARCHING FOR UNDERWATER OBJECTS
    • B63C9/00Life-saving in water
    • B63C9/08Life-buoys, e.g. rings; Life-belts, jackets, suits, or the like
    • B63C9/20Life-buoys, e.g. rings; Life-belts, jackets, suits, or the like characterised by signalling means, e.g. lights
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B63SHIPS OR OTHER WATERBORNE VESSELS; RELATED EQUIPMENT
    • B63CLAUNCHING, HAULING-OUT, OR DRY-DOCKING OF VESSELS; LIFE-SAVING IN WATER; EQUIPMENT FOR DWELLING OR WORKING UNDER WATER; MEANS FOR SALVAGING OR SEARCHING FOR UNDERWATER OBJECTS
    • B63C9/00Life-saving in water
    • B63C9/08Life-buoys, e.g. rings; Life-belts, jackets, suits, or the like
    • B63C9/082Annular or U-shaped life-buoys intended to be thrown to persons
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F21LIGHTING
    • F21SNON-PORTABLE LIGHTING DEVICES; SYSTEMS THEREOF; VEHICLE LIGHTING DEVICES SPECIALLY ADAPTED FOR VEHICLE EXTERIORS
    • F21S9/00Lighting devices with a built-in power supply; Systems employing lighting devices with a built-in power supply
    • F21S9/02Lighting devices with a built-in power supply; Systems employing lighting devices with a built-in power supply the power supply being a battery or accumulator
    • F21S9/03Lighting devices with a built-in power supply; Systems employing lighting devices with a built-in power supply the power supply being a battery or accumulator rechargeable by exposure to light
    • F21S9/037Lighting devices with a built-in power supply; Systems employing lighting devices with a built-in power supply the power supply being a battery or accumulator rechargeable by exposure to light the solar unit and the lighting unit being located within or on the same housing

Abstract

The present invention relates to an apparatus and method for transmitting data. The apparatus of the present invention a Universal Serial Bus (USB) communication interface unit for performing USB communication with the PC; a code extraction unit for extracting an interface IDentification (ID) code, included in the input data; a first converter for performing conversion such that data is transmitted and received via the first interface; a second converter for performing conversion such that data is transmitted and received via the second interface; and a control unit for performing control such that data is transmitted and received via an interface corresponding to the extracted ID code. Thus, the present invention enables a user to transmit data to the device using his or her PC based on a USB communication method, and to selectively use a desired interface method in the device, so that the time required for data communication can be reduced.

Description

[DESCRIPTION]
[invention Title]
APPARATUS AND METHOD FOR TRANSMITTING DATA
[Technical Field] The present invention relates to an apparatus and method for transmitting data that enable the transmission and reception of data between a Personal Computer (PC) and a device.
[Background Art] Recently, as new types of PC environments, such as a multimedia PC and a home network, and PC-based communication environments become important, the number of peripheral devices that are controlled by a PC has rapidly increased. Accordingly, methods of connecting a PC in a one-to- one connection relationship with peripheral devices can be considered to have currently reached capacity given to the proliferation of peripheral devices, and thus PC-, telephone-, and monitor-related businesses have played a leading role in providing new conceptual methods of connecting PCs with peripheral devices.
Accordingly, a medium- and low-speed data transmission Universal Serial Bus (USB) is used as a protocol for the communication of PCs with various devices .
That is, the USB is used for various medium- and low- speed devices, such as modems, printers, joysticks, mice, keyboards and scanners, which have a data transmission speed less than 12 [Mbps] .
Besides USB communication, JTAG communication is used for communicating with various such devices. Here, the term VTAG' refers to a port for testing the internal hardware of individual chips having complicated circuits, which was originally proposed by a group called the Joint Test Access Group.
In order to easily test whether such elements and circuits operate normally, a dedicated emulator for debugging hardware has been introduced, and an emulator based on the JTAG method has recently been widely used.
This JTAG method is used for performing debugging using standardized logic and test pins that are used only for testing and are provided in Large Scale Integrated
(LSI) circuits, such as Complex Programmable Logic Devices (CPLDs) . The interface based on the JTAG method is basically controlled by five pins, that is, TDI, TMS, TCK,
TRST and TDO pins, and the test pins are connected in a one-to-one connection relationship with a Flexible Printed
Circuit Board (FPCB) connected with the elements or circuits of a terminal, and is used for all tests, such as a hardware test and a connection state test, under the control of the control unit (for example, an MSM) of the terminal .
An existing device, which is connected with a PC and is configured to communicate with the PC, is provided with USB and JTAG communication methods, thus communicating with the PC via a USB interface or a JTAG interface.
However, in order to use the device using such USB and JTAG methods, separate spaces for the USB interface and the JTAG interface must be assigned to the device, and required software is downloaded after the power for normally operating the device is turned on. Furthermore, in the case where it is desired to update the software, downloading must be performed using the JTAG method.
Accordingly, data must be transmitted using different methods according to the situation, so that there is a problem in that usage is inconvenient and separate devices must be provided.
[Disclosure] [Technical Problem] Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide an apparatus and method for transmitting data, which adopt USB communication between a PC and a device and are capable of selectively using an interface for transmitting data in the device, thus enabling two types of interface methods to be used in a single device, with the result that data can be transmitted.
[Technical Solution] In order to accomplish the above object, the present invention provides an apparatus for transmitting data between a PC and a device, the device being connected with the PC via a OSB communication method and being configured to transmit and receive data via a first interface and a second interface, the apparatus including a USB communication interface unit for performing USB communication with the PC; a code extraction unit for extracting an interface IDentification (ID) code, included in the input data; a first converter for performing conversion such that data is transmitted and received via the first interface; a second converter for performing conversion such that data is transmitted and received via the second interface; and a control unit for performing control such that data is transmitted and received via an interface corresponding to the extracted ID code.
Furthermore, in accordance with the present invention, the first interface is a microprocessor interface.
Furthermore, in accordance with the present invention, the second interface is a JTAG interface. Furthermore, in accordance with the present invention, the second converter is a JTAG host.
In addition, the present invention provides a method of transmitting data between a PC and a device, the device being connected with the PC via a USB communication method and being configured to transmit and receive data via a first interface and a second interface, the method including a first step of extracting an interface ID code included in data received from the PC; a second step of performing switching to an interface mode corresponding to the extracted ID code; and a third step of transmitting data via the first interface when a resultant interface is the first interface and transmitting data via the second interface when a selected interface is the second interface. Furthermore, in accordance with the present invention, the first interface is a microprocessor interface. Furthermore, in accordance with the present invention, the second interface is a JTAG interface.
[Description of Drawings] FIG. 1 is a block diagram illustrating the concept of an apparatus for transmitting data according to the present invention;
FIG. 2 is a block diagram that includes the detailed construction of the device of FIG. 1; FIG. 3 is a detailed block diagram of the apparatus for transmitting data, shown in FIG. 1;
FIG. 4 is a block diagram of a device that includes the apparatus for transmitting data, according to an embodiment of the present invention; and FIG. 5 is a flowchart illustrating a method of transmitting data according to an embodiment of the present invention.
[Best Mode]
Preferred embodiments of the present invention are described in detail with reference to the accompanying drawings below.
FIG. 1 is a block diagram illustrating the concept of an apparatus for transmitting data according to the present invention . Referring to FIG. 1, the data transmission apparatus 20 is located between a PC 10 that performs USB communication and a device 30 having a microprocessor interface and a JTAG interface. The data transmission apparatus 20 performs USB communication with the PC 10. The device 30 provides interfacing using two interfaces, and thus data is transmitted and received between the PC 10 and the device 30. The data transmission apparatus 20, which is located between the PC 10 and the device 30, receives data from the PC 10 through USB communication. When transmitting the data to the device 30, the data transmission apparatus 20 selects either one of the two interfaces and, thus, can transmit the received data to the device 30. For this purpose, the code insertion unit 11 of the PC 10 inserts an ID code into data, which is used to transmit a command for selecting one of the interfaces of the device 30. The data transmission apparatus 20 decodes the ID code, which is inserted into the data used to transmit the command and is received from the PC 10, and determines on which interface the data is to be transmitted, and transmits the data via the corresponding interface.
The construction of the device 30 for transmitting and receiving data using the two interfaces is described with reference to FIG. 2.
FIG. 2 is a block diagram that includes the detailed construction of the device of FIG. 1.
Referring to FIG. 2, the device 30 includes a CPU 31 configured to have a JTAG controller 311 for providing the JTAG interface and to transmit and receive data by controlling individual elements, Static Random Access Memory (SRAM) 32, that is, a storage means for data to be transmitted and received via the microprocessor interface for microprocessor interfacing, and a Read-Only Memory (ROM) 33, that is, a storage means for data to be transmitted and received via the JTAG interface under the control of the JTAG controller 311. When data is received via the microprocessor interface, the CPU 31 transmits the data to the SRAM 32 via the microprocessor interface. Thereafter, the data from the PC 10 is directly stored in the SRAM 32 via the established microprocessor interface.
Furthermore, when data is received via the JTAG interface, the CPU 31 activates the JTAG controller 311 and transmits the data to the ROM 33 via the JTAG interface. In the same manner, the data from the PC 10 is directly stored in the ROM 33 via the JTAG interface.
Accordingly, when the present invention is applied to a device 30 that requires that data be transmitted via the JTAG interface, the JTAG interface, along with the microprocessor interface, can be selectively used as needed, and data can be transmitted and received via the microprocessor interface at normal times. The above-described device 30 of FIG. 2 is described in greater detail with reference to the detailed block diagram of the data transmission apparatus 20 of FIG. 3, which is described below.
FIG. 3 is a detailed block diagram of the apparatus for transmitting data, shown in FIG. 1.
Referring to FIG. 3, the data transmission apparatus 20 includes a USB interface unit 21 for performing USB communication with the PC 10, a code extraction unit 23 for extracting an ID code included in input data, a control unit 22 for performing control to select an interfacing method and transmit and receive data via a corresponding interface in response to the command of the extracted code, a first converter 24 for performing conversion such that data is transmitted and received via the microprocessor interface data, and a second converter 25 for performing conversion such that data is transmitted and received via the JTAG interface.
In FIG. 3, the USB interface unit 21 is connected with the PC 10 through a USB communication cable, and is capable of transmitting and receiving data from the PC 10 and outputting received data to the control unit 22. The control unit 22 transmits the received data to the code extraction unit 23. When a command signal for selecting an interface method is extracted by the code extraction unit 23, the control unit 22 receives the extracted command signal and controls the first and second converters 24 and 25.
In this case, if, as a result of the extraction of the ID code, it is determined that a command signal for the microprocessor interface has been extracted, the first converter 24 extracts only data to be stored in the SRAM 32 from the data received from the PC 10 and transmits the extracted data to the CPU 31 in order to transmit data to the SRAM 32 via the microprocessor interface. In this case, the CPU 31 stores the transmitted data in the SRAM 32 and, thereafter, the data is continuously transmitted via the same microprocessor interface. Accordingly, high-speed data transmission can be achieved.
Meanwhile, if, as a result of the extraction of the ID code, it is determined that a command signal for the JTAG interface is extracted, the second converter 25 functions as a JTAG host in order to transmit data to the ROM 33 via the JTAG interface, and makes a request for communication to the JTAG controller 311 of the CPU 31. If a communication response is received from the JTAG controller 311 in response to the request, the data is continuously transmitted via the JTAG interface.
FIG. 4 is a block diagram of a device that includes the apparatus for transmitting data, according to an embodiment of the present invention.
Referring to FIG. 4, the data transmission apparatus 20 is located between the PC 10 and the device 30. For this purpose, it is preferred that the data transmission apparatus 20 be provided in the device 30 in the form of a chip. Accordingly, a description of the case where the data transmission apparatus is provided in the device in the form of a chip is given with reference to FIG. 4 below.
That is, the data transmission apparatus 20 of the present invention is provided ahead of the CPU 31 in the device 30. Here, the internal blocks of the data transmission apparatus 20 are the same as described with reference to FIG. 3. The data transmission apparatus 20 is connected to the PC 10 so as to perform only USB communication, and is connected to the CPU 31 of the device 30 so that two types of interface methods can be selectively used. In this case, a description of the detailed construction of the device 30 is the same as described with reference to FIG. 2.
As described above, the apparatus for transmitting data according to an embodiment of the present invention has been described. The method of transmitting data is now described with reference to FIG. 5. FIG. 5 is a flowchart illustrating the method of transmitting data according to an embodiment of the present invention.
Referring to FIG. 5, the control unit 22 receives data, including a code used to identify an interface method, from the PC 10 at step SlO. When the data is received, an interface ID code is extracted from the received data at step S20. When the extraction of the ID code is completed, whether the extracted ID code is a microprocessor interface code is determined at step S30. If, as a result of the determination, it is determined that the extracted ID code is a microprocessor interface code, switching to the microprocessor interface mode is performed at step S40. Here, the term ^microprocessor interface mode' means operating the first converter 24 and transmitting data to the SRAM via the microprocessor interface.
Meanwhile, if, as a result of the determination, it is determined that the extracted ID code is not a microprocessor interface code, switching to the JTAG interface mode is performed at S50. Here, the term ΛJTAG interface mode' means operating the second converter 25 and transmitting data to the ROM via the microprocessor interface.
By doing so, when an interface is determined, data is transmitted via the corresponding interface at step S60.
[industrial Applicability] Accordingly, the present invention enables a user to transmit data to the device using his or her PC based on a USB communication method, and to selectively use a desired interface method in the device, so that the time required for data communication can be reduced, usage is convenient, and the cost can be reduced.

Claims

[CLAIMS]
[Claim l]
An apparatus for transmitting data between a Personal Computer (PC) and a device, the device being connected with the PC via a Universal Serial Bus (USB) communication method and being configured to transmit and receive data via a first interface and a second interface, the apparatus comprising: a USB communication interface unit for performing USB communication with the PC; a code extraction unit for extracting an interface IDentification (ID) code, included in the input data; a first converter for performing conversion such that data is transmitted and received via the first interface; a second converter for performing conversion such that data is transmitted and received via the second interface; and a control unit for performing control such that data is transmitted and received via an interface corresponding to the extracted ID code.
[Claim 2]
The apparatus according to claim 1, wherein the first interface is a microprocessor interface.
[Claim 3] The apparatus according to claim 1 or 2 , wherein the second interface is a Joint Test Access Group (JTAG) interface.
[Claim 4] The apparatus according to claim 3, wherein the second converter is a JTAG host.
[Claim 5]
A method of transmitting data between a PC and a device, the device being connected with the PC via a USB communication method and being configured to transmit and receive data via a first interface and a second interface, the method comprising: a first step of extracting an interface ID code included in data received from the PC; a second step of performing switching to an interface mode corresponding to the extracted ID code; and a third step of transmitting data via the first interface when a resultant interface is the first interface and transmitting data via the second interface when a selected interface is the second interface.
[Claim 6]
The method according to claim 5, wherein the first interface is a microprocessor interface. [Claim 7]
The method according to claim 5 or 6, wherein the second interface is a JTAG interface.
PCT/KR2007/001177 2006-03-17 2007-03-09 Apparatus and method for transmitting data WO2007108596A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020060025027A KR20070094397A (en) 2006-03-17 2006-03-17 Apparatus and method for transmitting of data
KR10-2006-0025027 2006-03-17

Publications (1)

Publication Number Publication Date
WO2007108596A1 true WO2007108596A1 (en) 2007-09-27

Family

ID=38522608

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2007/001177 WO2007108596A1 (en) 2006-03-17 2007-03-09 Apparatus and method for transmitting data

Country Status (2)

Country Link
KR (1) KR20070094397A (en)
WO (1) WO2007108596A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101932138A (en) * 2009-06-23 2010-12-29 Lg电子株式会社 Duplex MODEM and control method thereof
US8462024B2 (en) 2011-09-02 2013-06-11 Samsung Electro-Mechanics Co., Ltd. Digital signal converter and method of converting digital signal

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000003236A (en) * 1998-06-15 2000-01-07 Nec Corp Interface extension device
WO2001011475A1 (en) * 1999-08-06 2001-02-15 Ntt Docomo, Inc. Electronic device with usb interface
US20020046016A1 (en) * 2000-10-18 2002-04-18 Anthony Debling On-chip emulator communication
KR20050039955A (en) * 2003-10-27 2005-05-03 주식회사 팬택앤큐리텔 Mobile communication terminal having a interface structure for both uart and jtag

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000003236A (en) * 1998-06-15 2000-01-07 Nec Corp Interface extension device
WO2001011475A1 (en) * 1999-08-06 2001-02-15 Ntt Docomo, Inc. Electronic device with usb interface
US20020046016A1 (en) * 2000-10-18 2002-04-18 Anthony Debling On-chip emulator communication
KR20050039955A (en) * 2003-10-27 2005-05-03 주식회사 팬택앤큐리텔 Mobile communication terminal having a interface structure for both uart and jtag

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101932138A (en) * 2009-06-23 2010-12-29 Lg电子株式会社 Duplex MODEM and control method thereof
EP2270673A1 (en) * 2009-06-23 2011-01-05 LG Electronics Inc. Dual modem device and controlling method thereof
US8463976B2 (en) 2009-06-23 2013-06-11 Lg Electronics Inc. Dual modem device and controlling method thereof
US8462024B2 (en) 2011-09-02 2013-06-11 Samsung Electro-Mechanics Co., Ltd. Digital signal converter and method of converting digital signal

Also Published As

Publication number Publication date
KR20070094397A (en) 2007-09-20

Similar Documents

Publication Publication Date Title
US7231560B2 (en) Apparatus and method for testing motherboard having PCI express devices
EP2024833B1 (en) Apparatus and method for controlling power, clock, and reset during test and debug procedures for a plurality of processor/cores
US11041905B2 (en) Combinatorial serial and parallel test access port selection in a JTAG interface
US7979745B2 (en) On-chip debug emulator, debugging method, and microcomputer
US20120131403A1 (en) Multi-chip test system and test method thereof
EP1923788A2 (en) Multi-CPU mobile terminal and multi-CPU test system and method
US7743278B2 (en) Test access control for plural processors of an integrated circuit
CN104965168A (en) FPGA configuration system and method for testing of integrated circuit
US20050223298A1 (en) Switcher for debugging and debugging method
EP0862115B1 (en) Trigger sequencing controller
US6055656A (en) Control register bus access through a standardized test access port
CN101593903B (en) Test backboard, backboard-based loading method and backboard-based testing method
WO2008033971A2 (en) Device test and debug using power and ground terminals
US20070061639A1 (en) Semiconductor device test system with test interface means
US6918057B1 (en) Architecture, circuitry and method for controlling a subsystem through a JTAG access port
WO2007108596A1 (en) Apparatus and method for transmitting data
CN110109006A (en) A kind of JTAG level pinboard, veneer and debugging single board system
US7409469B2 (en) Multi-chip digital system having a plurality of controllers with input and output pins wherein self-identification signal are received and transmitted
US20110298530A1 (en) Remote testing system
US10890619B2 (en) Sequential test access port selection in a JTAG interface
CN114860514A (en) Semiconductor device and method of operating the same
CN111651385A (en) Dual-channel data transmission device and system
CN211856798U (en) System board card debugging device
KR100809259B1 (en) Device for interface of communication module
KR20050039955A (en) Mobile communication terminal having a interface structure for both uart and jtag

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07715573

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112 (1) EPC, EPO FORM 1205A DATED 26-11-2008

122 Ep: pct application non-entry in european phase

Ref document number: 07715573

Country of ref document: EP

Kind code of ref document: A1