WO2007015307A1 - Plasma display device - Google Patents

Plasma display device Download PDF

Info

Publication number
WO2007015307A1
WO2007015307A1 PCT/JP2005/014347 JP2005014347W WO2007015307A1 WO 2007015307 A1 WO2007015307 A1 WO 2007015307A1 JP 2005014347 W JP2005014347 W JP 2005014347W WO 2007015307 A1 WO2007015307 A1 WO 2007015307A1
Authority
WO
WIPO (PCT)
Prior art keywords
plasma display
electrode
display device
current limiting
limiting means
Prior art date
Application number
PCT/JP2005/014347
Other languages
French (fr)
Japanese (ja)
Inventor
Makoto Onozawa
Hideaki Ohki
Original Assignee
Fujitsu Hitachi Plasma Display Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Hitachi Plasma Display Limited filed Critical Fujitsu Hitachi Plasma Display Limited
Priority to JP2007529162A priority Critical patent/JPWO2007015307A1/en
Priority to US11/913,204 priority patent/US20090079722A1/en
Priority to PCT/JP2005/014347 priority patent/WO2007015307A1/en
Publication of WO2007015307A1 publication Critical patent/WO2007015307A1/en

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296Driving circuits for producing the waveforms applied to the driving electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0233Improving the luminance or brightness uniformity across the screen

Definitions

  • the present invention relates to a plasma display device. More specifically, the preferred embodiment of the present invention provides a plasma display apparatus that reduces the difference in luminance that occurs in a large-screen plasma display panel.
  • a conventional plasma display device processes an input video signal by a signal processing circuit 1 and supplies it to a drive control circuit 2.
  • control signals to be supplied to the X electrode drive circuit 3, the Y electrode drive circuit 4, the address electrode drive circuit 5, and the scan circuit 6 are formed based on the output signal of the signal processing circuit 1. .
  • Each drive circuit and scan circuit 6 supplies a drive pulse to the plasma display panel 7 based on the control signal.
  • Patent Document 1 describes a method of reducing a luminance difference by dividing an X electrode and a Y electrode into a plurality of blocks and intersecting boundaries between the blocks.
  • the plurality of sustain electrodes of the PDP are divided into a plurality of blocks.
  • a sustain electrode of a part of each block is disposed between the sustain electrodes of other blocks at the boundary of each of the plurality of blocks.
  • the plurality of sustain drivers are connected to the sustain electrodes of the corresponding block.
  • Patent Document 1 Japanese Unexamined Patent Publication No. 2000-284747
  • the brightness of the white display region sandwiched between the black display and the black display on the screen the S1 brightness
  • Streaking (S 1 brightness—S2 brightness) ZS 1 brightness X 100 (%)
  • the conventional plasma display device has a problem that the streaking value is large, and reducing the streaking value is an important issue for improving the image quality.
  • the streaking value is large, and in the conventional plasma display device, a voltage drop occurs in the sustain voltage waveform shown in FIG. 6, and the peak value in the sustain current waveform increases. When this voltage drop was large, the streaking value was also found to be large.
  • the conventional plasma display device has a problem in that a difference in luminance occurs between both end portions and the central portion of the plasma display panel screen. The reason for this difference in brightness will be explained with reference to Figs.
  • FIG. 7 is a diagram modeling the five cells in which the plasma display panel 7 is arranged in the horizontal direction. In Fig. 7, assuming that the discharge currents flowing between the X and Y electrodes are equal and V in each light emitting cell,
  • Vsy-Vsx the difference between the voltage Vsy of the Y electrode Vsy and the voltage Vsx of the X electrode in cells A to E.
  • VDy VDx Vs- 13RpI
  • FIG. 8 shows this relationship in a graph. From Fig. 8, it can be seen that the voltage during discharge between the X and Y electrodes (Vsy – Vsx) between the cells increases at both ends of the screen, which is smaller at the center of the screen. When the number of cells is large, the brightness at the center of the screen is low, the discharge voltage is low, the discharge voltage is high, and the brightness at both ends is high.
  • Patent Document 1 As a conventional example for reducing the luminance difference on the screen, there is a method described in Patent Document 1 above.
  • the above-mentioned conventional example is intended to reduce the luminance difference between lines. It was not considered until the problem of both the luminance difference between the central part and the both ends of the screen was solved.
  • An object of the present invention is to reduce the streaking value and at the same time, The purpose is to reduce the luminance difference between both ends.
  • the plasma display device of the present invention is provided with current limiting means 8x and 8y individually for each X electrode between each X electrode and the X electrode driving circuit 3,
  • the main feature is that current limiting means 8x and 8y are individually provided for each Y electrode between the Y electrode and the Y electrode drive circuit 4.
  • FIG. 1 is a diagram of an embodiment of a plasma display device of the present invention.
  • FIG. 2 is a diagram showing the effect of reducing the streaking of the plasma display device of the present invention.
  • FIG. 3 is a diagram showing the effect of improving the voltage drop due to the internal resistance of the plasma display device of the present invention.
  • FIG. 4 is a diagram showing a conventional example of a plasma display device.
  • FIG. 5 is a diagram showing a streaking problem of a conventional plasma display device.
  • FIG. 6 is a diagram showing the voltage effect of the sustain voltage corresponding to streaking and the generation of the peak value of the sustain current.
  • FIG. 7 is a diagram showing the occurrence of a voltage drop due to the internal resistance of a conventional plasma display device.
  • FIG. 8 is a diagram showing a problem of a voltage drop due to an internal resistance of a conventional plasma display device.
  • FIG. 1 is a diagram showing a first embodiment when the present invention is applied to an AC type plasma display apparatus. 1 is different from the conventional example of FIG. 4 in that individual current limiting means 8 X and 8 y are provided for each electrode.
  • the current limiting means 8x and 8y are configured using resistors and the like.
  • the current limiting means 8y is connected to the Y electrode, and the current limiting means 8y for the Y electrode is connected to the scan drive module SDM9 (Scan Drive Mojule) on which the scan circuit 6 is mounted. Is forming.
  • the current limiting means configured using a resistor or the like is also formed on a relay board X-BB (X-Broadcast Board) 10 connected to the X electrode as 8x.
  • the current limiting means 8x and 8y have the same value, for example, the same resistance value.
  • the peak value of the sustain current flowing during the sustain period can be reduced, and the voltage drop of the sustain voltage can be reduced.
  • FIG. 2 shows the result. As shown in Fig. 2, the peak value of the sustain current waveform was reduced and the voltage drop of the sustain voltage was reduced. As a result, the voltage drop ⁇ Vsl at the display location S 1 shown in Fig. 5 It was confirmed that the difference from the voltage drop ⁇ Vs2 at the display location S2 was also reduced, and the streaking value was reduced.
  • the resistance values used as the current limiting means 8x and 8y are the X electrode and the Y electrode. This corresponds to 20% to 40% of the resistance value per piece.
  • the current limiting means 8x and 8y can be replaced as long as they are means for limiting the current of a semiconductor element in addition to a resistor.
  • a diode or the like may be used.
  • this current limiting diode may be formed in the plasma display panel 7!
  • the voltage drop at the center of the screen caused by the sustain current can be reduced.
  • the voltage drop of the Y electrode voltage Vsy is reduced, and the voltage drop of the X electrode voltage Vsx is also reduced in the reverse direction.
  • Discharge voltage (Vsy -Vsx) Force S is reduced, and the relative decrease in discharge voltage (VCy-VCx) between the X and Y electrodes at the center of the screen can be reduced. The difference in brightness between the screen and both ends of the screen can be reduced.
  • the present invention is not limited to this, and the streaking can be suppressed even when the resistors having different values are used. It is clear that an effect can be obtained.
  • the current limiting values of the current limiting means 8x and 8y are set to different values for each electrode, for example, the current limiting values of the current limiting means 8x and 8y are made smaller as they go up and down. By setting so that the voltage drop due to the difference in the length of the current path can be corrected.
  • the luminance difference between the screen center and both ends of the screen can be reduced, and at the same time, the luminance difference between the screen upper and lower parts and the screen center can be reduced.
  • a plasma display panel an X electrode drive circuit that drives a plurality of X electrodes of the plasma display panel, a Y electrode drive circuit that drives a plurality of Y electrodes of the plasma display panel, and a plurality of addresses of the plasma display panel
  • an AC type plasma display device equipped with an address electrode drive circuit 5 for driving an electrode
  • Current limiting means for each electrode is provided between each X electrode and X electrode driving circuit, or current limiting means for each electrode is provided between Z or each Y electrode and Y electrode driving circuit.
  • the plasma display device characterized in that the impedance of the current limiting means is 20% to 40% of the resistance value per electrode.
  • Appendix 1 it is divided into an odd-numbered X electrode drive circuit that drives odd-numbered X electrodes and an even-numbered X-electrode drive circuit that drives even-numbered X electrodes, and drives odd-numbered Y electrodes.
  • AC-type plasma display device divided into an odd-numbered Y electrode drive circuit and an even-numbered Y-electrode drive circuit that drives even-numbered Y electrodes.
  • the current limiting means is configured using a resistor.
  • a plasma display device is configured using a resistor.
  • the current limiting means is configured by using a semiconductor element.
  • Appendix 5
  • the plasma display device is characterized in that the current limiting means is configured using a diode.
  • the plasma display device is characterized in that the current limiting means is configured by using diodes formed on the X electrode and the Y electrode of the plasma display panel.
  • the current limiting means is formed in a scan driver module connected between the plasma display panel and the Y electrode drive circuit. Plasma display device.
  • the plasma display device is characterized in that the current limiting means is formed in a semiconductor integrated circuit constituting the scan circuit 6 mounted in the scan driver module.
  • the current limiting means is formed on a relay substrate connected between the plasma display panel and the X electrode drive circuit. apparatus.
  • the current limiting means is on a flexible substrate connected between the plasma display panel and the X electrode driving circuit, or the plasma display panel and the Y electrode driving circuit.
  • a plasma display device is formed on a flexible substrate connected between the two.
  • the current limiting means increases the current limiting value at the center of the screen and decreases the current limiting value at the top and bottom of the screen. Ray equipment.
  • the plasma display device as set forth in appendix 3, wherein the resistance used as the current limiting means has a large resistance value at the center of the screen and a small resistance value at the top and bottom of the screen.
  • the plasma display device according to appendices 4 and 5, wherein the diode used as the current limiting means has a large forward voltage drop at the center of the screen and a small forward voltage drop at the top and bottom of the screen.
  • the voltage drop force due to the wiring on the relay substrate connected between the plasma display panel and the X electrode drive circuit is substantially equal at the end of the plasma display panel.
  • a plasma display device characterized by setting a current limit value.
  • the plasma display panel has ALIS (Alternate Lighting of A plasma display device characterized by using a panel with a Suefaces Method) structure.
  • a plasma display device characterized by the use of a panel with the Lighting of Suefaces Method) structure.
  • the plasma display device is characterized in that the screen size of the plasma display panel is an abnormal 55 type.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)

Abstract

Provided is a plasma display device, in which a brightness difference caused in a plasma display panel of a large screen is reduced. In order to reduce the value of a streaking or a brightness difference on the plasma display panel screen and to reduce the brightness difference between the central portion and the two end portions of the screen, the plasma display device comprises current limiting means (8x) is interposed for each X-electrode between the X-electrode and an X-electrode drive circuit (3), and current limiting means (8y) is interposed for each Y-electrode between the Y-electrode and a Y-electrode drive circuit (4).

Description

明 細 書  Specification
プラズマディスプレイ装置  Plasma display device
技術分野  Technical field
[0001] 本発明は、プラズマディスプレイ装置に関する。さらに具体的には、本発明の好適 実施形態は、大画面のプラズマディスプレイパネルにお!ヽて生じる輝度差を減少す るプラズマディスプレイ装置を提供する。  [0001] The present invention relates to a plasma display device. More specifically, the preferred embodiment of the present invention provides a plasma display apparatus that reduces the difference in luminance that occurs in a large-screen plasma display panel.
背景技術  Background art
[0002] 従来のプラズマディスプレイ装置は、図 4に示したように、入力された映像信号を信 号処理回路 1で処理し、駆動制御回路 2へ供給している。この駆動制御回路 2では、 上記信号処理回路 1の出力信号に基づいて、 X電極駆動回路 3、 Y電極駆動回路 4 、アドレス電極駆動回路 5、スキャン回路 6へ供給する制御信号を形成している。 上記各駆動回路及びスキャン回路 6は、上記制御信号に基づいて、プラズマデイス プレイパネル 7へ駆動パルスを供給して!/、る。  As shown in FIG. 4, a conventional plasma display device processes an input video signal by a signal processing circuit 1 and supplies it to a drive control circuit 2. In this drive control circuit 2, control signals to be supplied to the X electrode drive circuit 3, the Y electrode drive circuit 4, the address electrode drive circuit 5, and the scan circuit 6 are formed based on the output signal of the signal processing circuit 1. . Each drive circuit and scan circuit 6 supplies a drive pulse to the plasma display panel 7 based on the control signal.
大型のプラズマディスプレイパネル 7の大画面を備えたプラズマディスプレイ装置で は、画面全体の輝度を均一にし、画面上に明るさのムラがでないようにすることが重 要である。  In a plasma display device having a large screen of a large plasma display panel 7, it is important to make the brightness of the entire screen uniform and to prevent uneven brightness on the screen.
[0003] 特許文献 1には、 X電極、 Y電極を複数のブロックに分割し、ブロック間の境界部を 交差させることにより、輝度差を小さくする方法が記載されている。  [0003] Patent Document 1 describes a method of reducing a luminance difference by dividing an X electrode and a Y electrode into a plurality of blocks and intersecting boundaries between the blocks.
特許文献 1の図 1において、 PDPの複数のサスティン電極は複数のブロックに区分 される。複数のブロック各々の境界部において各ブロックの一部のサスティン電極が 他のブロックのサスティン電極間に配置される。複数のサスティンドライバは対応する ブロックのサスティン電極に接続されて 、る。  In FIG. 1 of Patent Document 1, the plurality of sustain electrodes of the PDP are divided into a plurality of blocks. A sustain electrode of a part of each block is disposed between the sustain electrodes of other blocks at the boundary of each of the plurality of blocks. The plurality of sustain drivers are connected to the sustain electrodes of the corresponding block.
特許文献 1:特開 2000— 284747号公報  Patent Document 1: Japanese Unexamined Patent Publication No. 2000-284747
発明の開示  Disclosure of the invention
発明が解決しょうとする課題  Problems to be solved by the invention
[0004] 図 4に示したプラズマディスプレイ装置において、図 5に示したパターンを表示した 際、画面上の黒表示と黒表示の間に挟まれた白表示の領域の輝度、 S1輝度と、両 端が白表示の白表示の領域の輝度、 S2輝度との差が生じる場合がある。 In the plasma display device shown in FIG. 4, when the pattern shown in FIG. 5 is displayed, the brightness of the white display region sandwiched between the black display and the black display on the screen, the S1 brightness, There may be a difference between the brightness of the white display area with white edges and the S2 brightness.
この輝度差をストリーキングと称する。ストリーキングは以下の式で定義される。 ストリーキング = (S 1輝度— S2輝度) ZS 1輝度 X 100 (%)  This luminance difference is called streaking. Streaking is defined by the following equation. Streaking = (S 1 brightness—S2 brightness) ZS 1 brightness X 100 (%)
従来のプラズマディスプレイ装置では、上記ストリーキングの値が大きい問題点があ り、このストリーキングの値を小さくすることが画質向上のため重要な課題であった。ス トリーキングの値が大き 、従来のプラズマディスプレイ装置では、図 6に示すサスティ ン電圧波形にぉ 、て電圧降下が発生し、サスティン電流波形にピーク値が大きくな つている。この電圧降下が大きい場合に、ストリーキングの値も大きくなることが測定し た結果明らかとなった。  The conventional plasma display device has a problem that the streaking value is large, and reducing the streaking value is an important issue for improving the image quality. The streaking value is large, and in the conventional plasma display device, a voltage drop occurs in the sustain voltage waveform shown in FIG. 6, and the peak value in the sustain current waveform increases. When this voltage drop was large, the streaking value was also found to be large.
また、従来のプラズマディスプレイ装置では、プラズマディスプレイパネル画面の両 端部分と中央部分とで輝度に差が生じる問題点がある。この輝度差が発生する理由 を図 7、図 8を用いて説明する。  In addition, the conventional plasma display device has a problem in that a difference in luminance occurs between both end portions and the central portion of the plasma display panel screen. The reason for this difference in brightness will be explained with reference to Figs.
図 7は、プラズマディスプレイパネル 7を横方向に並ぶ 5セルをモデル化した図であ る。図 7において、各発光セルにおいて、 X電極と Y電極間に流れる放電電流が等し V、と仮定して試算してみると、  FIG. 7 is a diagram modeling the five cells in which the plasma display panel 7 is arranged in the horizontal direction. In Fig. 7, assuming that the discharge currents flowing between the X and Y electrodes are equal and V in each light emitting cell,
11 = 5*1  11 = 5 * 1
12 =4*1  12 = 4 * 1
13 = 3*1  13 = 3 * 1
14 = 2*1  14 = 2 * 1
15 =1  15 = 1
16 =1  16 = 1
17 = 2*1  17 = 2 * 1
18 = 3*1  18 = 3 * 1
19 =4*1  19 = 4 * 1
110 = 5*1  110 = 5 * 1
と表すことができる。 It can be expressed as.
また、セルとセルの間の抵抗 Rpが等しいと仮定して試算してみると、 A〜Eセルに おける Y電極の電圧 Vsy、 X電極の電圧 Vsxは、 VAy= -Vs Assuming that the resistance Rp between cells is equal, the Y electrode voltage Vsy and the X electrode voltage Vsx in cells A to E are VAy = -Vs
VBy= VAy- Rp水 12: =Vs-4RpI  VBy = VAy- Rp water 12: = Vs-4RpI
VCy= VBy- Rp水 13 : =Vs- 7RpI  VCy = VBy- Rp water 13: = Vs- 7RpI
VDy= =VCy- - Rp水 14 =Vs- 9RpI  VDy = = VCy--Rp water 14 = Vs- 9RpI
VEy= VDy- Rp水 15: =Vs- 10RpI  VEy = VDy- Rp water 15: = Vs-10 RpI
VEx = 0  VEx = 0
VDx= -VEx^ Rp水 19 =4RpI  VDx = -VEx ^ Rp water 19 = 4RpI
VCx = VDx^ - Rp水 18 = 7RpI  VCx = VDx ^-Rp water 18 = 7RpI
VBx= :VCx斗 - Rp水 17: = 9RpI  VBx =: VCx DOO-Rp water 17: = 9RpI
VAx = =VAx— _Rp水 16 = 10RpI  VAx = = VAx— _Rp water 16 = 10RpI
と表す:二とができる。  It can be expressed as:
以上より、 A〜Eセルにおける Y電極の電圧 Vsy, X電極の電圧 Vsxの差分 (Vsy— Vsx)は、 Vd= lORpIとすると、  From the above, the difference (Vsy-Vsx) between the voltage Vsy of the Y electrode Vsy and the voltage Vsx of the X electrode in cells A to E is Vd = lORpI.
VAy-VAx=Vs- 10RpI=Vs-Vd  VAy-VAx = Vs-10RpI = Vs-Vd
VBy VBx =Vs- l 3RpI  VBy VBx = Vs- l 3RpI
VCy-VCx=Vs- 14RpI  VCy-VCx = Vs-14RpI
VDy VDx =Vs- 13RpI  VDy VDx = Vs- 13RpI
VEy-VEx=Vs- 10RpI=Vs-Vd  VEy-VEx = Vs-10RpI = Vs-Vd
と表すことができる。  It can be expressed as.
[0006] この関係をグラフにすると、図 8のようになる。図 8より、各セル間における X電極と Y 電極間の放電時の電圧 (Vsy— Vsx)は、画面中央で小さぐ画面両端で高くなること がわかる。セル数が多い場合、同様に放電電圧が小さい画面中央の輝度が低ぐ放 電電圧が大き 、画面両端の輝度が高くなる。  [0006] FIG. 8 shows this relationship in a graph. From Fig. 8, it can be seen that the voltage during discharge between the X and Y electrodes (Vsy – Vsx) between the cells increases at both ends of the screen, which is smaller at the center of the screen. When the number of cells is large, the brightness at the center of the screen is low, the discharge voltage is low, the discharge voltage is high, and the brightness at both ends is high.
画面上の輝度差を小さくする従来例として、上記特許文献 1に示された方法がある 力 上記従来例は、ライン間の輝度差を低減することを目的としており、上記ストリー キングの問題点、上記画面の中央部分と両端部分の輝度差の両方の問題点を解決 することまでは考慮されて 、なかった。  As a conventional example for reducing the luminance difference on the screen, there is a method described in Patent Document 1 above. The above-mentioned conventional example is intended to reduce the luminance difference between lines. It was not considered until the problem of both the luminance difference between the central part and the both ends of the screen was solved.
[0007] 本発明の目的は、上記ストリーキングの値を小さくすると同時に、画面の中央部分と 両端部分の輝度差を小さくすることにある。 An object of the present invention is to reduce the streaking value and at the same time, The purpose is to reduce the luminance difference between both ends.
課題を解決するための手段  Means for solving the problem
[0008] 本発明のプラズマディスプレイ装置は、上記の目的を達成するために、各 X電極と X電極駆動回路 3との間に、 X電極毎に個別に電流制限手段 8x, 8yを設け、各 Y電 極と Y電極駆動回路 4との間に Y電極毎に個別に電流制限手段 8x, 8yを設けたこと を最も主要な特徴とする。  In order to achieve the above object, the plasma display device of the present invention is provided with current limiting means 8x and 8y individually for each X electrode between each X electrode and the X electrode driving circuit 3, The main feature is that current limiting means 8x and 8y are individually provided for each Y electrode between the Y electrode and the Y electrode drive circuit 4.
発明の効果  The invention's effect
[0009] 本発明によれば、ストリーキングの値を小さくすると同時に、画面の中央部分と両端 部分の輝度差を小さくすることが可能となった。  [0009] According to the present invention, it is possible to reduce the streaking value and at the same time reduce the luminance difference between the central portion and both end portions of the screen.
図面の簡単な説明  Brief Description of Drawings
[0010] [図 1]図 1は、本発明のプラズマディスプレイ装置の実施例の図である。 [0010] FIG. 1 is a diagram of an embodiment of a plasma display device of the present invention.
[図 2]図 2は、本発明のプラズマディスプレイ装置のストリーキングを減少する効果を 示す図である。  FIG. 2 is a diagram showing the effect of reducing the streaking of the plasma display device of the present invention.
[図 3]図 3は、本発明のプラズマディスプレイ装置の内部抵抗による電圧降下を改善 する効果を示す図である。  FIG. 3 is a diagram showing the effect of improving the voltage drop due to the internal resistance of the plasma display device of the present invention.
[図 4]図 4は、プラズマディスプレイ装置の従来例を示す図である。  FIG. 4 is a diagram showing a conventional example of a plasma display device.
[図 5]図 5は、従来例のプラズマディスプレイ装置のストリーキングの問題点を示す図 である。  [FIG. 5] FIG. 5 is a diagram showing a streaking problem of a conventional plasma display device.
[図 6]図 6は、ストリーキングに対応したサスティン電圧の電圧効果とサスティン電流の ピーク値発生を示す図である。  FIG. 6 is a diagram showing the voltage effect of the sustain voltage corresponding to streaking and the generation of the peak value of the sustain current.
[図 7]図 7は、従来例のプラズマディスプレイ装置の内部抵抗による電圧降下の発生 を示す図である。  FIG. 7 is a diagram showing the occurrence of a voltage drop due to the internal resistance of a conventional plasma display device.
[図 8]図 8は、従来例のプラズマディスプレイ装置の内部抵抗による電圧降下の問題 点を示す図である。  [FIG. 8] FIG. 8 is a diagram showing a problem of a voltage drop due to an internal resistance of a conventional plasma display device.
符号の説明  Explanation of symbols
[0011] 1 信号処理回路 [0011] 1 signal processing circuit
2 駆動制御回路 3 X電極駆動回路 2 Drive control circuit 3 X electrode drive circuit
4 Y電極駆動回路  4 Y electrode drive circuit
5 アドレス電極駆動回路  5 Address electrode drive circuit
6 スキャン回路  6 Scan circuit
7 プラズマディスプレイパネル  7 Plasma display panel
8 電流制限手段  8 Current limiting means
9 スキャンドライブモジュール(SDM)  9 Scan drive module (SDM)
10 X電極中継基板 (X—BB)  10 X electrode relay board (X—BB)
発明を実施するための最良の形態  BEST MODE FOR CARRYING OUT THE INVENTION
[0012] 以下、本発明の実施の形態について、図を用いて説明する。 Hereinafter, embodiments of the present invention will be described with reference to the drawings.
実施例 1  Example 1
[0013] 図 1は、本発明を AC型プラズマディスプレイ装置に適用した場合の第 1の実施例を 示す図である。図 1では、図 4の従来例と比較して、電極毎に個別の電流制限手段 8 X, 8yを設けた点が相違している。電流制限手段 8x, 8yは抵抗等を用いて構成され る。  FIG. 1 is a diagram showing a first embodiment when the present invention is applied to an AC type plasma display apparatus. 1 is different from the conventional example of FIG. 4 in that individual current limiting means 8 X and 8 y are provided for each electrode. The current limiting means 8x and 8y are configured using resistors and the like.
図 1に示した回路では、上記電流制限手段 8yは、 Y電極と接続され、スキャン回路 6が搭載されているスキャンドライブモジュール SDM9 (Scan Drive Mojule)上に 、上記 Y電極用の電流制限手段 8yを形成している。また、抵抗等を用いて構成され る電流制限手段は 8xとして X電極に接続された中継基板 X— BB (X- Broadcast Board) 10上にも形成されている。ここで、電流制限手段 8x, 8yは同じ値、例えば同 じ抵抗値を有している。  In the circuit shown in FIG. 1, the current limiting means 8y is connected to the Y electrode, and the current limiting means 8y for the Y electrode is connected to the scan drive module SDM9 (Scan Drive Mojule) on which the scan circuit 6 is mounted. Is forming. In addition, the current limiting means configured using a resistor or the like is also formed on a relay board X-BB (X-Broadcast Board) 10 connected to the X electrode as 8x. Here, the current limiting means 8x and 8y have the same value, for example, the same resistance value.
上記電流制限手段 8x, 8yを用いることにより、サスティン期間に流すサスティン電 流のピーク値を小さくし、サスティン電圧の電圧降下を小さくすることができる。  By using the current limiting means 8x and 8y, the peak value of the sustain current flowing during the sustain period can be reduced, and the voltage drop of the sustain voltage can be reduced.
[0014] 図 2にその結果を示す。図 2に示すように、サスティン電流波形のピーク値を小さく して、サスティン電圧の電圧降下を小さくして実験した結果、図 5に示された表示箇 所 S 1での電圧降下 Δ Vslと、表示箇所 S2での電圧降下 Δ Vs2との差分も小さくす ることが確認でき、ストリーキングの値を小さくすることができた。 FIG. 2 shows the result. As shown in Fig. 2, the peak value of the sustain current waveform was reduced and the voltage drop of the sustain voltage was reduced. As a result, the voltage drop Δ Vsl at the display location S 1 shown in Fig. 5 It was confirmed that the difference from the voltage drop ΔVs2 at the display location S2 was also reduced, and the streaking value was reduced.
実験の結果、 55形クラスの大型のプラズマディスプレイパネル 7を用いた場合、上 記電流制限手段 8x, 8yの抵抗の値を 10〜20 Ωとすることにより、ストリーキング値約 8%が約 4%となり、約 4%の改善効果が確認された、 As a result of the experiment, when using a large plasma display panel of class 55, By setting the resistance value of the current limiting means 8x, 8y to 10 to 20 Ω, the streaking value was about 8%, which was about 4%, and an improvement effect of about 4% was confirmed.
上記プラズマディスプレイパネル 7における X電極、及び、 Υ電極の電極 1本あたり の抵抗は、約 50 Ωであるから、上記電流制限手段 8x, 8yとして使用する抵抗値は、 X電極、及び、 Y電極 1本あたりの抵抗値の 20%〜40%に相当する。  Since the resistance per one electrode of the X electrode and the Υ electrode in the plasma display panel 7 is about 50 Ω, the resistance values used as the current limiting means 8x and 8y are the X electrode and the Y electrode. This corresponds to 20% to 40% of the resistance value per piece.
なお、上記電流制限手段 8x, 8yとして、抵抗のほか、半導体素子等の電流を制限 する手段であれば、置き換え可能であり、例えば、ダイオード等を使用しても良い。ま た、この電流制限用のダイオードをプラズマディスプレイパネル 7内に形成しても良!ヽ  The current limiting means 8x and 8y can be replaced as long as they are means for limiting the current of a semiconductor element in addition to a resistor. For example, a diode or the like may be used. In addition, this current limiting diode may be formed in the plasma display panel 7!
[0015] また、上記電流制限手段 8x, 8yを用いることにより、上記サスティン電流によって 生じる画面中央部での電圧降下を小さくすることができる。図 3に示すように、本発明 では、 Y電極電圧 Vsyの電圧降下が減少し、また、 X電極電圧 Vsxも逆方向の電圧 降下が減少して、各セル間における X電極と Y電極間の放電時の電圧 (Vsy -Vsx) 力 S小さくなり、画面中央部での X電極と Y電極との間の放電電圧 (VCy-VCx)の相 対的な低下を小さくすることができ、画面中央部と画面両端との輝度差を小さくするこ とがでさる。 [0015] Further, by using the current limiting means 8x and 8y, the voltage drop at the center of the screen caused by the sustain current can be reduced. As shown in FIG. 3, in the present invention, the voltage drop of the Y electrode voltage Vsy is reduced, and the voltage drop of the X electrode voltage Vsx is also reduced in the reverse direction. Discharge voltage (Vsy -Vsx) Force S is reduced, and the relative decrease in discharge voltage (VCy-VCx) between the X and Y electrodes at the center of the screen can be reduced. The difference in brightness between the screen and both ends of the screen can be reduced.
本実施例では、電流制限手段 8x, 8yとして同じ値を有する抵抗を用いた場合につ いて説明したが、本願発明はこれに限るものではなぐ異なる値の抵抗を用いた場合 においてもストリーキングを抑える効果を得ることができるのは明らかである。  In the present embodiment, the case where the resistors having the same value are used as the current limiting means 8x and 8y has been described. However, the present invention is not limited to this, and the streaking can be suppressed even when the resistors having different values are used. It is clear that an effect can be obtained.
実施例 2  Example 2
[0016] 一方、 X電極駆動回路 3、 Y電極駆動回路 4にお!/、て、プラズマディスプレイパネル 7の X電極、 Y電極までの電流経路の配置関係などのバランスを考慮すると、電極毎 に個別に電流制限手段 8x, 8yを設けた場合に、画面の上下部における電流経路が 、画面中央部における電流経路に比べ長くなるため、画面上下部のサスティン電圧 降下が大きくなり、その結果、画面上下部と画面中央部と間に輝度差が生じる可能 '性がある。  [0016] On the other hand, considering the balance of X electrode drive circuit 3 and Y electrode drive circuit 4! /, The current path arrangement relationship to the X electrode and Y electrode of plasma display panel 7, for each electrode, When the current limiting means 8x and 8y are provided individually, the current path at the top and bottom of the screen is longer than the current path at the center of the screen, so the sustain voltage drop at the top and bottom of the screen is large. There may be a difference in brightness between the top and bottom and the center of the screen.
この場合には、電流制限手段 8x, 8yの電流制限値を、各電極で異なった値に設 定して、例えば、電流制限手段 8x, 8yの電流制限値を上下部に行くに従い小さくす るように設定して、上記電流経路の長さの違 ヽによる電圧降下の違 、を補正すること ができる。 In this case, the current limiting values of the current limiting means 8x and 8y are set to different values for each electrode, for example, the current limiting values of the current limiting means 8x and 8y are made smaller as they go up and down. By setting so that the voltage drop due to the difference in the length of the current path can be corrected.
よって、本発明のプラズマディスプレイ装置では、画面中央部と画面両端との間の 輝度差を少なくすると同時に、画面上下部と画面中央部と間の輝度差も小さくするこ とがでさる。  Therefore, in the plasma display device of the present invention, the luminance difference between the screen center and both ends of the screen can be reduced, and at the same time, the luminance difference between the screen upper and lower parts and the screen center can be reduced.
他の実施例  Other examples
[0017] 以下、本発明の構成例を付記に記載する。  [0017] Hereinafter, configuration examples of the present invention will be described in the supplementary notes.
付記 1  Appendix 1
[0018] プラズマディスプレイパネルと、プラズマディスプレイパネルの複数の X電極を駆動 する X電極駆動回路と、プラズマディスプレイパネルの複数の Y電極を駆動する Y電 極駆動回路と、プラズマディスプレイパネルの複数のアドレス電極を駆動するアドレス 電極駆動回路 5を備えた AC型プラズマディスプレイ装置において、  [0018] A plasma display panel, an X electrode drive circuit that drives a plurality of X electrodes of the plasma display panel, a Y electrode drive circuit that drives a plurality of Y electrodes of the plasma display panel, and a plurality of addresses of the plasma display panel In an AC type plasma display device equipped with an address electrode drive circuit 5 for driving an electrode,
各 X電極と X電極駆動回路との間に各電極個別の電流制限手段を設け、又は Z或 いは各 Y電極と Y電極駆動回路との間に各電極個別の電流制限手段を設け、 上記電流制限手段のインピーダンスは、各電極 1本当りの抵抗値の 20%〜40%で あることを特徴とするプラズマディスプレイ装置。  Current limiting means for each electrode is provided between each X electrode and X electrode driving circuit, or current limiting means for each electrode is provided between Z or each Y electrode and Y electrode driving circuit. The plasma display device characterized in that the impedance of the current limiting means is 20% to 40% of the resistance value per electrode.
付記 2  Appendix 2
[0019] 付記 1にお ヽて、奇数の X電極を駆動する奇数 X電極駆動回路と、偶数の X電極を 駆動する偶数 X電極駆動回路とに分割されており、奇数の Y電極を駆動する奇数 Y 電極駆動回路と、偶数の Y電極を駆動する偶数 Y電極駆動回路とに分割されている AC型プラズマディスプレイ装置。  [0019] In Appendix 1, it is divided into an odd-numbered X electrode drive circuit that drives odd-numbered X electrodes and an even-numbered X-electrode drive circuit that drives even-numbered X electrodes, and drives odd-numbered Y electrodes. AC-type plasma display device divided into an odd-numbered Y electrode drive circuit and an even-numbered Y-electrode drive circuit that drives even-numbered Y electrodes.
付記 3  Appendix 3
[0020] 付記 1および 2において、電流制限手段は抵抗を用いて構成することを特徴とする プラズマディスプレイ装置。  [0020] In appendices 1 and 2, the current limiting means is configured using a resistor. A plasma display device.
付記 4  Appendix 4
[0021] 付記 1および 2において、電流制限手段は半導体素子を用いて構成することを特徴 とするプラズマディスプレイ装置。 付記 5 [0021] In the appendix 1 and 2, the current limiting means is configured by using a semiconductor element. Appendix 5
[0022] 付記 4にお 、て、電流制限手段はダイオードを用いて構成することを特徴とするプ ラズマディスプレイ装置。  [0022] In Appendix 4, the plasma display device is characterized in that the current limiting means is configured using a diode.
付記 6  Appendix 6
[0023] 付記 5にお!/、て、電流制限手段はプラズマディスプレイパネルの X電極、 Y電極上 に形成されたダイオードを用いて構成することを特徴とするプラズマディスプレイ装置 付記 7  [0023] In Appendix 5, the plasma display device is characterized in that the current limiting means is configured by using diodes formed on the X electrode and the Y electrode of the plasma display panel.
[0024] 付記 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、ブラ ズマディスプレイパネルと Y電極駆動回路との間に接続されたスキャンドライバモジュ ール内に形成されることを特徴とするプラズマディスプレイ装置。  [0024] In the plasma display device according to appendices 1 to 3, the current limiting means is formed in a scan driver module connected between the plasma display panel and the Y electrode drive circuit. Plasma display device.
付記 8  Appendix 8
[0025] 付記 7において、上記電流制限手段は、スキャンドライバモジュール内に実装され たスキャン回路 6を構成する半導体集積回路内に形成されることを特徴とするプラズ マディスプレイ装置。  [0025] In the appendix 7, the plasma display device is characterized in that the current limiting means is formed in a semiconductor integrated circuit constituting the scan circuit 6 mounted in the scan driver module.
付記 9  Appendix 9
[0026] 付記 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、ブラ ズマディスプレイパネルと X電極駆動回路との間に接続された中継基板上に形成さ れることを特徴とするプラズマディスプレイ装置。  [0026] In the plasma display device according to appendices 1 to 3, the current limiting means is formed on a relay substrate connected between the plasma display panel and the X electrode drive circuit. apparatus.
付記 10  Appendix 10
[0027] 付記 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、ブラ ズマディスプレイパネルと X電極駆動回路との間に接続されたフレキシブル基板上、 または、プラズマディスプレイパネルと Y電極駆動回路との間に接続されたフレキシブ ル基板上に形成されることを特徴とするプラズマディスプレイ装置。  [0027] In the plasma display device according to appendices 1 to 3, the current limiting means is on a flexible substrate connected between the plasma display panel and the X electrode driving circuit, or the plasma display panel and the Y electrode driving circuit. A plasma display device is formed on a flexible substrate connected between the two.
付記 11  Appendix 11
[0028] 付記 1〜: LOにおいて、電流制限手段は、画面の中央部において電流制限値を大 きくし、画面上下部において電流制限値小さくしたことを特徴とするプラズマディスプ レイ装置。 [0028] Supplementary notes 1 to: In LO, the current limiting means increases the current limiting value at the center of the screen and decreases the current limiting value at the top and bottom of the screen. Ray equipment.
付記 12  Appendix 12
[0029] 付記 3において、電流制限手段として用いる抵抗は、画面の中央部において抵抗 値を大きくし、画面上下部において抵抗値を小さくしたことを特徴とするプラズマディ スプレイ装置。  [0029] The plasma display device as set forth in appendix 3, wherein the resistance used as the current limiting means has a large resistance value at the center of the screen and a small resistance value at the top and bottom of the screen.
付記 13  Appendix 13
[0030] 付記 11において、電流制限手段は、画面の中央部から上下部へ向かうに従い電 流制限値を徐々に小さくなるようにしたことを特徴とするプラズマディスプレイ装置。 付記 14  [0030] The plasma display device as set forth in appendix 11, wherein the current limiting means gradually decreases the current limiting value from the center of the screen toward the upper and lower portions. Appendix 14
[0031] 付記 4、 5において、電流制限手段として用いるダイオードは、画面の中央部で順 方向電圧降下が大きぐ画面上下部で順方向電圧降下が小さいことを特徴とするプ ラズマディスプレイ装置。  [0031] The plasma display device according to appendices 4 and 5, wherein the diode used as the current limiting means has a large forward voltage drop at the center of the screen and a small forward voltage drop at the top and bottom of the screen.
付記 15  Appendix 15
[0032] 付記 14において、電流制限手段として用いるダイオードは、画面の中央部から下 部へ向うに従い順方向電圧降下が徐々に小さくなることを特徴とするプラズマデイス プレイ装置。  [0032] The plasma display device according to appendix 14, wherein the diode used as the current limiting means has a forward voltage drop that gradually decreases from the center to the bottom of the screen.
付記 16  Appendix 16
[0033] 付記 9において、プラズマディスプレイパネルと X電極駆動回路との間に接続された 中継基板上の配線による電圧降下力 プラズマディスプレイパネルの端部でほぼ等 しくなるように、上記電流制限手段における電流制限値を設定したことを特徴とする プラズマディスプレイ装置。  [0033] In Supplementary Note 9, in the current limiting means, the voltage drop force due to the wiring on the relay substrate connected between the plasma display panel and the X electrode drive circuit is substantially equal at the end of the plasma display panel. A plasma display device characterized by setting a current limit value.
付記 17  Addendum 17
[0034] 付記 10において、上記フレキシブル基板の配線による電圧降下力 プラズマデイス プレイパネルの端部でほぼ等しくなるように、上記電流制限手段における電流制限 値を設定したことを特徴とするプラズマディスプレイ装置。  [0034] The plasma display device as set forth in appendix 10, wherein the current limiting value in the current limiting means is set so that the voltage drop force due to the wiring of the flexible substrate is substantially equal at the end of the plasma display panel.
付記 18  Addendum 18
[0035] 付記 2において、プラズマディスプレイパネルに ALIS (Alternate Lighting of Suefaces Method)構造のパネルを使用したことを特徴とするプラズマディスプレイ 装置。 [0035] In Appendix 2, the plasma display panel has ALIS (Alternate Lighting of A plasma display device characterized by using a panel with a Suefaces Method) structure.
付記 19  Addendum 19
[0036] 付記 2において、プラズマディスプレイパネルに e—ALIS (extended Alternate  [0036] In Appendix 2, e-ALIS (extended Alternate
Lighting of Suefaces Method)構造のパネルを使用したことを特徴とするプ ラズマディスプレイ装置。  A plasma display device characterized by the use of a panel with the Lighting of Suefaces Method) structure.
付記 20  Addendum 20
[0037] 付記 19において、プラズマディスプレイパネルの画面サイズが 55型異常であること を特徴とするプラズマディスプレイ装置。  [0037] In plasma 19, the plasma display device is characterized in that the screen size of the plasma display panel is an abnormal 55 type.

Claims

請求の範囲 The scope of the claims
[1] プラズマディスプレイパネルと、プラズマディスプレイパネルの複数の第一電極を駆 動する第一電極駆動回路と、プラズマディスプレイパネルの複数の第二電極を駆動 する第二電極駆動回路と、プラズマディスプレイパネルの複数のアドレス電極を駆動 するアドレス電極駆動回路を備えた交流駆動型プラズマディスプレイ装置において、 各第一電極と第一電極駆動回路との間に各第一電極に個別の電流制限手段を設 け、および Zまたは各第二電極と第二電極駆動回路との間に各第二電極に個別の 電流制限手段を設けたことを特徴とするプラズマディスプレイ装置。  [1] a plasma display panel, a first electrode driving circuit for driving a plurality of first electrodes of the plasma display panel, a second electrode driving circuit for driving a plurality of second electrodes of the plasma display panel, and the plasma display panel In an AC drive type plasma display device having an address electrode drive circuit for driving a plurality of address electrodes, an individual current limiting means is provided for each first electrode between each first electrode and the first electrode drive circuit. A plasma display device characterized in that individual current limiting means is provided for each second electrode between Z or each second electrode and the second electrode drive circuit.
[2] 請求項 1記載のプラズマディスプレイ装置にぉ 、て、  [2] The plasma display device according to claim 1, wherein
上記電流制限手段のインピーダンス値は、各電極 1本当りの抵抗値の 20%〜40% であることを特徴とするプラズマディスプレイ装置。  The plasma display device according to claim 1, wherein the impedance value of the current limiting means is 20% to 40% of the resistance value per electrode.
[3] 請求項 1記載のプラズマディスプレイ装置において、第一電極は、奇数の X電極と 偶数の X電極からなる X電極であり、第二電極は、奇数の電極と偶数の電極からなる[3] The plasma display device according to claim 1, wherein the first electrode is an X electrode composed of an odd number of X electrodes and an even number of X electrodes, and the second electrode is composed of an odd number of electrodes and an even number of electrodes.
X電極であり、第一電極駆動回路は、奇数の X電極を駆動する奇数 X電極駆動回路 と、偶数の X電極を駆動する偶数 X電極駆動回路とに分割されており、 The first electrode drive circuit is divided into an odd-numbered X-electrode drive circuit that drives odd-numbered X-electrodes and an even-numbered X-electrode drive circuit that drives even-numbered X-electrodes,
また、第二電極駆動回路は、奇数の Y電極を駆動する奇数 Y電極駆動回路と、偶 数の Y電極を駆動する偶数 Y電極駆動回路とに分割されているプラズマディスプレイ 装置。  The second electrode driving circuit is divided into an odd-numbered Y-electrode driving circuit for driving odd-numbered Y-electrodes and an even-numbered Y-electrode driving circuit for driving even-numbered Y-electrodes.
[4] 請求項 1ないし請求項 3記載のプラズマディスプレイ装置において、前記電流制限 手段は抵抗を用いて構成することを特徴とするプラズマディスプレイ装置。  [4] The plasma display device according to any one of [1] to [3], wherein the current limiting means is configured using a resistor.
[5] 請求項 1ないし請求項 3記載のプラズマディスプレイ装置において、上記電流制限 手段は半導体素子を用いて構成することを特徴とするプラズマディスプレイ装置。  5. The plasma display device according to claim 1, wherein the current limiting means is configured using a semiconductor element.
[6] 請求項 5記載のプラズマディスプレイ装置において、電流制限手段はダイオードを 用いて構成することを特徴とするプラズマディスプレイ装置。  6. The plasma display device according to claim 5, wherein the current limiting means is configured using a diode.
[7] 請求項 6記載のプラズマディスプレイ装置において、電流制限手段はプラズマディ スプレイパネルの X電極、 Y電極上に形成されたダイオードを用いて構成することを 特徴とするプラズマディスプレイ装置。  7. The plasma display device according to claim 6, wherein the current limiting means is configured using a diode formed on the X electrode and the Y electrode of the plasma display panel.
[8] 請求項 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、プ ラズマディスプレイパネルと Y電極駆動回路との間に接続されたスキャンドライバモジ ユール内に形成されることを特徴とするプラズマディスプレイ装置。 8. The plasma display device according to claim 1, wherein the current limiting means is a plug. A plasma display device formed in a scan driver module connected between a plasma display panel and a Y electrode drive circuit.
[9] 請求項 8記載のプラズマディスプレイ装置にぉ 、て、上記電流制限手段は、スキヤ ンドライバモジュール内に実装されたスキャン回路を構成する半導体集積回路内に 形成されることを特徴とするプラズマディスプレイ装置。  [9] The plasma display device according to claim 8, wherein the current limiting means is formed in a semiconductor integrated circuit constituting a scan circuit mounted in a scan driver module. Display device.
[10] 請求項 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、プ ラズマディスプレイパネルと X電極駆動回路との間に接続された中継基板上に形成さ れることを特徴とするプラズマディスプレイ装置。  10. The plasma display device according to claim 1, wherein the current limiting means is formed on a relay substrate connected between the plasma display panel and the X electrode driving circuit. Display device.
[11] 請求項 1〜3記載のプラズマディスプレイ装置において、上記電流制限手段は、プ ラズマディスプレイパネルと X電極駆動回路との間に接続されたフレキシブル基板上 、または、プラズマディスプレイパネルと Υ電極駆動回路との間に接続されたフレキシ ブル基板上に形成されることを特徴とするプラズマディスプレイ装置。  11. The plasma display device according to claim 1, wherein the current limiting means is on a flexible substrate connected between the plasma display panel and the X electrode driving circuit, or the plasma display panel and the negative electrode drive. A plasma display device formed on a flexible substrate connected to a circuit.
PCT/JP2005/014347 2005-08-04 2005-08-04 Plasma display device WO2007015307A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2007529162A JPWO2007015307A1 (en) 2005-08-04 2005-08-04 Plasma display device
US11/913,204 US20090079722A1 (en) 2005-08-04 2005-08-04 Plasma display device
PCT/JP2005/014347 WO2007015307A1 (en) 2005-08-04 2005-08-04 Plasma display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2005/014347 WO2007015307A1 (en) 2005-08-04 2005-08-04 Plasma display device

Publications (1)

Publication Number Publication Date
WO2007015307A1 true WO2007015307A1 (en) 2007-02-08

Family

ID=37708590

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2005/014347 WO2007015307A1 (en) 2005-08-04 2005-08-04 Plasma display device

Country Status (3)

Country Link
US (1) US20090079722A1 (en)
JP (1) JPWO2007015307A1 (en)
WO (1) WO2007015307A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8570312B2 (en) * 2006-07-20 2013-10-29 Hitachi Consumer Electronics Co., Ltd. Plasma display device
JP5105645B2 (en) * 2008-03-31 2012-12-26 シャープ株式会社 Surface-emitting display device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04242285A (en) * 1991-01-17 1992-08-28 Fujitsu Ltd Alternating current plasma display device
JPH08278765A (en) * 1995-04-10 1996-10-22 Nec Corp Plasma display panel drive circuit
JPH09307838A (en) * 1996-05-10 1997-11-28 Nippon Hoso Kyokai <Nhk> Drive method and drive circuit for display device
JPH10282926A (en) * 1997-04-02 1998-10-23 Nec Corp Plasma display panel and its driving method
JP2001013923A (en) * 1999-06-28 2001-01-19 Toppan Printing Co Ltd Organic electroluminescence display element and its drive method
JP2002149107A (en) * 2000-11-09 2002-05-24 Mitsubishi Electric Corp Driving device for plasma display panel and plasma display device
JP2002175044A (en) * 2000-09-29 2002-06-21 Fujitsu Hitachi Plasma Display Ltd Capacitive load drive circuit and plasma display device using the same
JP2003228318A (en) * 2002-01-31 2003-08-15 Fujitsu Hitachi Plasma Display Ltd Circuit for driving display panel and plasma display
JP2003345262A (en) * 2002-05-24 2003-12-03 Nec Corp Circuit for driving plasma display panel
EP1489588A2 (en) * 2003-06-20 2004-12-22 Lg Electronics Inc. Method and apparatus for driving plasma display panel

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5739461A (en) * 1996-02-08 1998-04-14 Quoin, Inc. Launcher
US6160530A (en) * 1997-04-02 2000-12-12 Nec Corporation Method and device for driving a plasma display panel
JP2000284743A (en) * 1999-03-30 2000-10-13 Nec Corp Device for driving plasma display panel
JP4246406B2 (en) * 2001-04-13 2009-04-02 株式会社日立製作所 Display panel control method

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04242285A (en) * 1991-01-17 1992-08-28 Fujitsu Ltd Alternating current plasma display device
JPH08278765A (en) * 1995-04-10 1996-10-22 Nec Corp Plasma display panel drive circuit
JPH09307838A (en) * 1996-05-10 1997-11-28 Nippon Hoso Kyokai <Nhk> Drive method and drive circuit for display device
JPH10282926A (en) * 1997-04-02 1998-10-23 Nec Corp Plasma display panel and its driving method
JP2001013923A (en) * 1999-06-28 2001-01-19 Toppan Printing Co Ltd Organic electroluminescence display element and its drive method
JP2002175044A (en) * 2000-09-29 2002-06-21 Fujitsu Hitachi Plasma Display Ltd Capacitive load drive circuit and plasma display device using the same
JP2002149107A (en) * 2000-11-09 2002-05-24 Mitsubishi Electric Corp Driving device for plasma display panel and plasma display device
JP2003228318A (en) * 2002-01-31 2003-08-15 Fujitsu Hitachi Plasma Display Ltd Circuit for driving display panel and plasma display
JP2003345262A (en) * 2002-05-24 2003-12-03 Nec Corp Circuit for driving plasma display panel
EP1489588A2 (en) * 2003-06-20 2004-12-22 Lg Electronics Inc. Method and apparatus for driving plasma display panel

Also Published As

Publication number Publication date
JPWO2007015307A1 (en) 2009-02-19
US20090079722A1 (en) 2009-03-26

Similar Documents

Publication Publication Date Title
JP2005309397A (en) Plasma display panel, plasma display device, and method for driving plasma display panel
KR100782219B1 (en) Method and circuit for driving plasma display panel, and plasma display apparatus
KR101098814B1 (en) Plasma dispaly panel having integrated driving board and method of driving thereof
WO2007015307A1 (en) Plasma display device
US20050168408A1 (en) Plasma display panel and driving method thereof
JP4914576B2 (en) Plasma display device and driving method used for the plasma display device
US20070075924A1 (en) Display method of digital display device and digital display device
JP4887363B2 (en) Plasma display device
JP4883173B2 (en) Plasma display device
US8410997B2 (en) Driving circuit, driving method and plasma display panel having scan line groups receiving reset signals at different times
US20090066679A1 (en) Plasma display device
JP2010039336A (en) Plasma display and method of driving plasma display panel
US20070285353A1 (en) Plasma display apparatus and drive circuit with reduced effect of surge voltage
KR20090089242A (en) Driving method of plasma display panel and plasma display apparatus
KR100477992B1 (en) Plasma display panel driving apparatus
JP5387696B2 (en) Plasma display apparatus and driving method of plasma display panel
WO2008072458A1 (en) Plasma display device and method for driving plasma display panel
JP4929948B2 (en) Plasma display device
JPWO2008004271A1 (en) Plasma display device
US8232983B2 (en) Method for driving plasma display panel, and plasma display device
JP2009145546A (en) Plasma display device
JP2009236990A (en) Plasma display device and driving method of plasma display panel
JP2011158871A (en) Method for driving plasma display panel
WO2009096639A1 (en) Plasma display apparatus and method of driving
KR20050023466A (en) Plasma display panel and driving method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007529162

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 11913204

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112 (1) EPC, EPO FORM 1205A DATED 21.04.08.

122 Ep: pct application non-entry in european phase

Ref document number: 05768912

Country of ref document: EP

Kind code of ref document: A1